OpenCores
URL https://opencores.org/ocsvn/uart2bus/uart2bus/trunk

Subversion Repositories uart2bus

[/] [uart2bus/] [trunk/] [verilog/] [bench/] [uart_tasks.v] - Diff between revs 2 and 12

Show entire file | Details | Blame | View Log

Rev 2 Rev 12
Line 236... Line 236...
                                begin
                                begin
                                        #(bit_time);
                                        #(bit_time);
                                        if (serial_in != 1)
                                        if (serial_in != 1)
                                                get_serial_status = get_serial_status | `RECEIVE_RESULT_BADSTOP;
                                                get_serial_status = get_serial_status | `RECEIVE_RESULT_BADSTOP;
                                end
                                end
                        #(bit_time/2);
 
                end
                end
        end
        end
end
end
endtask
endtask
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.