URL
https://opencores.org/ocsvn/xge_mac/xge_mac/trunk
[/] [xge_mac/] [trunk/] [rtl/] [verilog/] [rx_enqueue.v] - Diff between revs 25 and 27
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 25 |
Rev 27 |
| Line 297... |
Line 297... |
barrel_shift <= 1'b0;
|
barrel_shift <= 1'b0;
|
|
|
end
|
end
|
else if (xgmii_rxd[`LANE4] == `START && xgmii_rxc[4]) begin
|
else if (xgmii_rxd[`LANE4] == `START && xgmii_rxc[4]) begin
|
|
|
xgxs_rxd_barrel <= {xgmii_rxd[31:0], xgmii_rxd_d1[63:32]};
|
xgxs_rxd_barrel[63:32] <= xgmii_rxd[31:0];
|
xgxs_rxc_barrel <= {xgmii_rxc[3:0], xgmii_rxc_d1[7:4]};
|
xgxs_rxc_barrel[7:4] <= xgmii_rxc[3:0];
|
|
|
|
if (barrel_shift) begin
|
|
xgxs_rxd_barrel[31:0] <= xgmii_rxd_d1[63:32];
|
|
xgxs_rxc_barrel[3:0] <= xgmii_rxc_d1[7:4];
|
|
end
|
|
else begin
|
|
xgxs_rxd_barrel[31:0] <= 32'h07070707;
|
|
xgxs_rxc_barrel[3:0] <= 4'hf;
|
|
end
|
|
|
barrel_shift <= 1'b1;
|
barrel_shift <= 1'b1;
|
|
|
end
|
end
|
else if (barrel_shift) begin
|
else if (barrel_shift) begin
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
