OpenCores
URL https://opencores.org/ocsvn/xucpu/xucpu/trunk

Subversion Repositories xucpu

[/] [xucpu/] [trunk/] [target/] [Xilinx/] [1k/] [iseconfig/] [xucpu.projectmgr] - Diff between revs 28 and 41

Show entire file | Details | Blame | View Log

Rev 28 Rev 41
?rev1line?
?rev2line?
 
 
 
 
 
 
 
 
 
 
 
   
 
   
 
      
 
         2
 
         /RAM32K - Structural |home|jurgen|Projects|xucpu|src|components|BRAM|RAM.vhdl
 
         /clock_gen - Behavioral |home|jurgen|Projects|xucpu|src|system|clock.vhdl
 
         /mux32to1 - Behavioral |home|jurgen|Projects|xucpu|src|components|multiplexer|MUX.vhdl
 
         /summation - Behavioral |home|jurgen|Projects|xucpu|src|components|ALU|summation.vhdl
 
         /system - Structural |home|jurgen|Projects|xucpu|src|system|system.vhdl
 
      
 
      
 
         system - Structural (/home/jurgen/Projects/xucpu/src/system/system.vhdl)
 
      
 
      1
 
      0
 
      000000ff00000000000000010000000100000000000000000000000000000000020200000001000000010000006400000294000000020000000000000000000000000200000064ffffffff000000810000000300000002000002940000000100000003000000000000000100000003
 
      true
 
      system - Structural (/home/jurgen/Projects/xucpu/src/system/system.vhdl)
 
   
 
   
 
      
 
         1
 
         Design Utilities
 
      
 
      
 
         
 
      
 
      0
 
      0
 
      000000ff0000000000000001000000010000000000000000000000000000000000000000000000011f000000010000000100000000000000000000000064ffffffff0000008100000000000000010000011f0000000100000000
 
      false
 
      
 
   
 
   
 
      
 
         1
 
      
 
      
 
      0
 
      0
 
      000000ff00000000000000010000000000000000010000000000000000000000000000000000000392000000040101000100000000000000000000000064ffffffff000000810000000000000004000001cc0000000100000000000000d00000000100000000000000840000000100000000000000720000000100000000
 
      false
 
      /home/jurgen/Projects/xucpu/src/components/ALU/alu2.vhdl
 
   
 
   
 
      
 
         1
 
         work
 
      
 
      
 
      0
 
      0
 
      000000ff00000000000000010000000000000000010000000000000000000000000000000000000121000000010001000100000000000000000000000064ffffffff000000810000000000000001000001210000000100000000
 
      false
 
      work
 
   
 
   
 
      
 
         1
 
         Configure Target Device
 
         Design Utilities
 
         Implement Design/Map
 
         Implement Design/Place & Route/Back-annotate Pin Locations
 
         Implement Design/Place & Route/Generate IBIS Model
 
         Implement Design/Translate
 
         User Constraints
 
      
 
      
 
         
 
      
 
      0
 
      0
 
      000000ff0000000000000001000000010000000000000000000000000000000000000000000000010f000000010000000100000000000000000000000064ffffffff0000008100000000000000010000010f0000000100000000
 
      false
 
      
 
   
 
   
 
      
 
         1
 
         User Constraints
 
      
 
      
 
         
 
      
 
      0
 
      0
 
      000000ff0000000000000001000000010000000000000000000000000000000000000000000000011f000000010000000100000000000000000000000064ffffffff0000008100000000000000010000011f0000000100000000
 
      false
 
      
 
   
 
   
 
      
 
         2
 
         /RAM32K - Structural |home|jurgen|Projects|xucpu|src|components|BRAM|RAM.vhdl
 
         /clock_gen - Behavioral |home|jurgen|Projects|xucpu|src|system|clock.vhdl
 
         /mux32to1 - Behavioral |home|jurgen|Projects|xucpu|src|components|multiplexer|MUX.vhdl
 
         /startup_sim - behavior |home|jurgen|Projects|xucpu|tb|startup_sim.vhdl
 
         /summation - Behavioral |home|jurgen|Projects|xucpu|src|components|ALU|summation.vhdl
 
      
 
      
 
         Unassigned User Library Modules
 
      
 
      0
 
      0
 
      000000ff00000000000000010000000100000000000000000000000000000000020200000001000000010000006400000294000000020000000000000000000000000200000064ffffffff000000810000000300000002000002940000000100000003000000000000000100000003
 
      false
 
      Unassigned User Library Modules
 
   
 
   
 
      
 
         1
 
         Design Utilities
 
      
 
      
 
         
 
      
 
      0
 
      0
 
      000000ff0000000000000001000000010000000000000000000000000000000000000000000000011f000000010000000100000000000000000000000064ffffffff0000008100000000000000010000011f0000000100000000
 
      false
 
      
 
   
 
   
 
      
 
         2
 
         /startup_sim - behavior |home|jurgen|Projects|xucpu|tb|startup_sim.vhdl/uut - system - Structure
 
      
 
      
 
         startup_sim - behavior (/home/jurgen/Projects/xucpu/tb/startup_sim.vhdl)
 
      
 
      0
 
      0
 
      000000ff000000000000000100000001000000000000000000000000000000000202000000010000000100000064000002c0000000020000000000000000000000000200000064ffffffff000000810000000300000002000002c00000000100000003000000000000000100000003
 
      false
 
      startup_sim - behavior (/home/jurgen/Projects/xucpu/tb/startup_sim.vhdl)
 
   
 
   
 
      
 
         1
 
         Design Utilities
 
      
 
      
 
         
 
      
 
      0
 
      0
 
      000000ff0000000000000001000000010000000000000000000000000000000000000000000000011f000000010000000100000000000000000000000064ffffffff0000008100000000000000010000011f0000000100000000
 
      false
 
      
 
   
 
   
 
      
 
         1
 
      
 
      
 
         ISim Simulator
 
      
 
      0
 
      0
 
      000000ff0000000000000001000000010000000000000000000000000000000000000000000000011f000000010000000100000000000000000000000064ffffffff0000008100000000000000010000011f0000000100000000
 
      false
 
      ISim Simulator
 
   
 
   000000ff0000000000000002000001490000012001000000060100000002
 
   Implementation
 
   
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.