OpenCores
URL https://opencores.org/ocsvn/xucpu/xucpu/trunk

Subversion Repositories xucpu

[/] [xucpu/] [trunk/] [target/] [Xilinx/] [2k/] [system_2k/] [iseconfig/] [system_2k.projectmgr] - Diff between revs 29 and 41

Show entire file | Details | Blame | View Log

Rev 29 Rev 41
?rev1line?
?rev2line?
 
 
 
 
 
 
 
 
 
 
 
   
 
   
 
      
 
         2
 
         /clock_gen - Behavioral |home|jurgen|Projects|xucpu|src|system|clock.vhdl
 
         /memory - Structural |home|jurgen|Projects|xucpu|src|components|BRAM|RAM.vhdl
 
         /mux32to1 - Behavioral |home|jurgen|Projects|xucpu|src|components|multiplexer|MUX.vhdl
 
         /summation - Behavioral |home|jurgen|Projects|xucpu|src|components|ALU|summation.vhdl
 
         /system - Structural |home|jurgen|Projects|xucpu|src|system|system_2k.vhdl
 
         /system - Structural |home|jurgen|Projects|xucpu|src|system|system_2k.vhdl/MEM1 - memory - Structural
 
         /system - Structural |home|jurgen|Projects|xucpu|src|system|system_mem_32k.vhdl
 
      
 
      
 
         system - Structural (/home/jurgen/Projects/xucpu/src/system/system_2k.vhdl)
 
      
 
      0
 
      0
 
      000000ff00000000000000010000000100000000000000000000000000000000020200000001000000010000006400000294000000020000000000000000000000000200000064ffffffff000000810000000300000002000002940000000100000003000000000000000100000003
 
      false
 
      system - Structural (/home/jurgen/Projects/xucpu/src/system/system_2k.vhdl)
 
   
 
   
 
      
 
         1
 
         Configure Target Device
 
         Design Utilities
 
         Implement Design/Map
 
         Implement Design/Place & Route/Back-annotate Pin Locations
 
         Implement Design/Place & Route/Generate IBIS Model
 
         Implement Design/Translate
 
         Synthesize - XST
 
         User Constraints
 
      
 
      
 
         Analyze Timing / Floorplan Design (PlanAhead)
 
      
 
      8
 
      0
 
      000000ff000000000000000100000001000000000000000000000000000000000000000000000001c8000000010000000100000000000000000000000064ffffffff000000810000000000000001000001c80000000100000000
 
      false
 
      Analyze Timing / Floorplan Design (PlanAhead)
 
   
 
   
 
      
 
         1
 
      
 
      
 
         /home/jurgen/Projects/xucpu/Xilinx/2k/system_2k/system.ucf
 
      
 
      2
 
      0
 
      000000ff000000000000000100000000000000000100000000000000000000000000000000000003e1000000040101000100000000000000000000000064ffffffff0000008100000000000000040000021b0000000100000000000000d00000000100000000000000840000000100000000000000720000000100000000
 
      false
 
      /home/jurgen/Projects/xucpu/Xilinx/2k/system_2k/system.ucf
 
   
 
   
 
      
 
         1
 
         work
 
      
 
      
 
      0
 
      0
 
      000000ff00000000000000010000000000000000010000000000000000000000000000000000000121000000010001000100000000000000000000000064ffffffff000000810000000000000001000001210000000100000000
 
      false
 
      work
 
   
 
   000000ff0000000000000002000001490000012001000000060100000002
 
   Implementation
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.