OpenCores
URL https://opencores.org/ocsvn/aor3000/aor3000/trunk

Subversion Repositories aor3000

[/] [aor3000/] [trunk/] [linux/] [arch/] [mips/] [include/] [asm/] [mach-aor3000/] [war.h] - Rev 2

Compare with Previous | Blame | View Log

#ifndef __ASM_MACH_AOR3000_WAR_H
#define __ASM_MACH_AOR3000_WAR_H
 
#define R4600_V1_INDEX_ICACHEOP_WAR 0
#define R4600_V1_HIT_CACHEOP_WAR    0
#define R4600_V2_HIT_CACHEOP_WAR    0
#define R5432_CP0_INTERRUPT_WAR     0
#define BCM1250_M3_WAR          0
#define SIBYTE_1956_WAR         0
#define MIPS4K_ICACHE_REFILL_WAR    0
#define MIPS_CACHE_SYNC_WAR     0
#define TX49XX_ICACHE_INDEX_INV_WAR 0
#define ICACHE_REFILLS_WORKAROUND_WAR   0
#define R10000_LLSC_WAR         0
#define MIPS34K_MISSED_ITLB_WAR     0
 
#endif /* __ASM_MACH_AOR3000_WAR_H */
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.