OpenCores
URL https://opencores.org/ocsvn/c0or1k/c0or1k/trunk

Subversion Repositories c0or1k

[/] [c0or1k/] [trunk/] [include/] [l4/] [platform/] [pb926/] [irq.h] - Rev 2

Compare with Previous | Blame | View Log

#ifndef __PLATFORM_IRQ_H__
#define __PLATFORM_IRQ_H__
 
#define IRQ_CHIPS_MAX				2
 
/*
 * Globally unique irq chip offsets:
 *
 * A global irq number is calculated as
 * chip_offset + local_irq_offset.
 *
 * This way, the global irq number uniquely represents
 * an irq on any irq chip.
 */
#define VIC_CHIP_OFFSET			0
#define SIC_CHIP_OFFSET			31
 
/* Maximum irqs on VIC and SIC */
#define VIC_IRQS_MAX			32
#define SIC_IRQS_MAX			32
 
#define IRQS_MAX			VIC_IRQS_MAX + SIC_IRQS_MAX
 
/* Vectored Interrupt Controller local IRQ numbers */
#define VIC_IRQ_TIMER0			4
#define VIC_IRQ_TIMER1			5
#define VIC_IRQ_RTC			10
#define VIC_IRQ_UART0			12
#define VIC_IRQ_UART1			13
#define VIC_IRQ_UART2			14
#define VIC_IRQ_CLCD0			16
#define VIC_IRQ_SIC			31
 
/* Secondary Interrupt controller local IRQ numbers */
#define SIC_IRQ_SWI			0
#define SIC_IRQ_KEYBOARD                3
#define SIC_IRQ_MOUSE                   4
#define SIC_IRQ_UART3			6
 
/* Global irq numbers, note these should reflect global device names */
#define IRQ_TIMER0		(VIC_IRQ_TIMER0 + VIC_CHIP_OFFSET)
#define IRQ_TIMER1		(VIC_IRQ_TIMER1 + VIC_CHIP_OFFSET)
#define IRQ_RTC			(VIC_IRQ_RTC + VIC_CHIP_OFFSET)
#define IRQ_UART0		(VIC_IRQ_UART0 + VIC_CHIP_OFFSET)
#define IRQ_UART1		(VIC_IRQ_UART1 + VIC_CHIP_OFFSET)
#define IRQ_UART2		(VIC_IRQ_UART2 + VIC_CHIP_OFFSET)
#define IRQ_CLCD0		(VIC_IRQ_CLCD0 + VIC_CHIP_OFFSET)
#define IRQ_SIC			(VIC_IRQ_SIC + VIC_CHIP_OFFSET)
 
#define IRQ_SICSWI		(SIC_IRQ_SWI + SIC_CHIP_OFFSET)
#define IRQ_UART3		(SIC_IRQ_UART3 + SIC_CHIP_OFFSET)
#define IRQ_KEYBOARD0           (SIC_IRQ_KEYBOARD + SIC_CHIP_OFFSET)
#define IRQ_MOUSE0              (SIC_IRQ_MOUSE + SIC_CHIP_OFFSET)
 
#endif /* __PLATFORM_IRQ_H__ */
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.