OpenCores
URL https://opencores.org/ocsvn/fwrisc/fwrisc/trunk

Subversion Repositories fwrisc

[/] [fwrisc/] [trunk/] [rtl/] [fwrisc_regfile.sv] - Rev 2

Compare with Previous | Blame | View Log

/****************************************************************************
 * fwrisc_regfile.sv
 * 
 * Copyright 2018 Matthew Ballance
 * 
 * Licensed under the Apache License, Version 2.0 (the
 * "License"); you may not use this file except in
 * compliance with the License.  You may obtain a copy of
 * the License at
 *
 * http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in
 * writing, software distributed under the License is
 * distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
 * CONDITIONS OF ANY KIND, either express or implied.  See
 * the License for the specific language governing
 * permissions and limitations under the License.
 ****************************************************************************/

/**
 * Module: fwrisc_regfile
 * 
 * TODO: Add module documentation
 */
module fwrisc_regfile(
                input                           clock,
                input                           reset,
                input[5:0]                      ra_raddr,
                output [31:0]                   ra_rdata,
                input[5:0]                      rb_raddr,
                output [31:0]                   rb_rdata,
                input[5:0]                      rd_waddr,
                input[31:0]                     rd_wdata,
                input                           rd_wen
                );

        reg[5:0]                        ra_raddr_r;
        reg[5:0]                        rb_raddr_r;
        reg[31:0]                       regs['h3f:0];
        
        initial begin
                $readmemh("regs.hex", regs);
        end

        always @(posedge clock) begin
                ra_raddr_r <= ra_raddr;
                rb_raddr_r <= rb_raddr;
                if (rd_wen) begin
                        regs[rd_waddr] <= rd_wdata;
                end
        end
        assign ra_rdata = regs[ra_raddr_r];
        assign rb_rdata = regs[rb_raddr_r];

endmodule


Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.