OpenCores
URL https://opencores.org/ocsvn/igor/igor/trunk

Subversion Repositories igor

[/] [igor/] [trunk/] [avr/] [src/] [dev/] [enc28j60conf.h] - Rev 4

Compare with Previous | Blame | View Log

/*! \file enc28j60conf.h \brief Microchip ENC28J60 Ethernet Interface Driver Configuration. */
//*****************************************************************************
//
// File Name	: 'enc28j60conf.h'
// Title		: Microchip ENC28J60 Ethernet Interface Driver Configuration
// Author		: Pascal Stang
// Created		: 10/5/2004
// Revised		: 8/22/2005
// Version		: 0.1
// Target MCU	: Atmel AVR series
// Editor Tabs	: 4
//
// Description	: This driver provides initialization and transmit/receive
//		functions for the ENC28J60 10Mb Ethernet Controller and PHY.
//
// This code is distributed under the GNU Public License
//		which can be found at http://www.gnu.org/licenses/gpl.txt
//
//*****************************************************************************
 
#ifndef ENC28J60CONF_H
#define ENC28J60CONF_H
#include "spi.h"
 
// ENC28J60 SPI port
#define ENC28J60_SPI_PORT		SPI_PORT
#define ENC28J60_SPI_DDR		SPI_DDR
#define ENC28J60_SPI_SCK		SPI_SCK
#define ENC28J60_SPI_MOSI		SPI_MOSI
#define ENC28J60_SPI_MISO		SPI_MISO
#define ENC28J60_SPI_SS			SPI_SS_ETHERNET
// ENC28J60 control port
#define ENC28J60_CONTROL_PORT	SPI_PORT
#define ENC28J60_CONTROL_DDR	SPI_DDR
#define ENC28J60_CONTROL_CS	SPI_SS_ETHERNET
 
// MAC address for this interface
#ifdef ETHADDR0
#define ENC28J60_MAC0 ETHADDR0
#define ENC28J60_MAC1 ETHADDR1
#define ENC28J60_MAC2 ETHADDR2
#define ENC28J60_MAC3 ETHADDR3
#define ENC28J60_MAC4 ETHADDR4
#define ENC28J60_MAC5 ETHADDR5
#else
#define ENC28J60_MAC0 '0'
#define ENC28J60_MAC1 'F'
#define ENC28J60_MAC2 'F'
#define ENC28J60_MAC3 'I'
#define ENC28J60_MAC4 'C'
#define ENC28J60_MAC5 'E'
#endif
 
#endif
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.