OpenCores
URL https://opencores.org/ocsvn/lq057q3dc02/lq057q3dc02/trunk

Subversion Repositories lq057q3dc02

[/] [lq057q3dc02/] [trunk/] [implement/] [bitgen.ut] - Rev 47

Compare with Previous | Blame | View Log

-g StartUpClk:JTAGCLK

# The internal DCMs are configured for STARTUP_WAIT=TRUE. So we must ensure the
# Bitgen cycles are in the proper order.
-g GTS_cycle:1
-g GWE_cycle:1
-g LCK_cycle:2
-g DONE_cycle:4

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.