OpenCores

URL https://opencores.org/ocsvn/mips_16/mips_16/trunk

Subversion Repositories mips_16

[/] [mips_16/] [trunk/] [bench/] [MEM_stage/] [MEM_stage_tb_0.do] - Rev 2

Compare with Previous | Blame | View Log

quit -sim
vlib work
vlog  +incdir+../rtl ../rtl/MEM_stage.v
vlog  +incdir+../rtl ../bench/MEM_stage/MEM_stage_tb_0.v

vsim -t 1ps -novopt -lib work MEM_stage_tb_0_v
view wave
add wave *
view structure
view signals
run -all

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.