OpenCores
URL https://opencores.org/ocsvn/openfire_core/openfire_core/trunk

Subversion Repositories openfire_core

[/] [openfire_core/] [trunk/] [utils/] [openfire_sim] - Rev 5

Compare with Previous | Blame | View Log

ot in Hex! %s
a
%s - OpenFire Instruction Set Simulator

  Usage: %s <-f rom_file> <-b breakpoint> <-c cycle_count>
               where:
            rom_file is a Microblaze text memory image from openfire_util.pl
           breakpoint is a hex address (0x####)
               cycle_count is the decimal number of cycles to run

instr.romr-h--help-f-c-b-o-a
*** Could not open file %s.  Giving up. ***
%xMEMORY OUT OF RANGE @ PC: 0x%x
MEMORY OUT OF RANGE @ PC: 0x
*** PC:  Branching to 
 Writing  to Register %2i
 to Register %2i from DMEM addr 0x to DMem location wCould not open file %s.  Giving up.
ndle__libc_csu_fini_init_startfgets@@GLIBC_2.0strlen@@GLIBC_2.0__fini_array_start__libc_csu_initmemcmp@@GLIBC_2.0__bss_startmainstring_to_hex__libc_start_main@@GLIBC_2.0__init_array_enddata_startprintf@@GLIBC_2.0_finifclose@@GLIBC_2.1exit@@GLIBC_2.0atoi@@GLIBC_2.0sscanf@@GLIBC_2.0_edata_GLOBAL_OFFSET_TABLE__endfopen@@GLIBC_2.1__init_array_start_IO_stdin_used__data_start_Jv_RegisterClassesprint_options__gmon_start__strcpy@@GLIBC_2.0

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.