OpenCores
URL https://opencores.org/ocsvn/scarts/scarts/trunk

Subversion Repositories scarts

[/] [scarts/] [trunk/] [toolchain/] [scarts-gdb/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [cfckra.cgs] - Rev 26

Compare with Previous | Blame | View Log

# frv testcase for cfckra $CCj_float,$CCi,$cond
# mach: all

        .include "testutils.inc"

        start

        .global cfckra
cfckra:
        set_spr_immed   0x1b5b,cccr
        set_fcc         0x0 0
        cfckra          cc3,cc0,1
        test_spr_immed  0x1bdb,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x1 0
        cfckra          cc3,cc0,1
        test_spr_immed  0x1bdb,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x2 0
        cfckra          cc3,cc0,1
        test_spr_immed  0x1bdb,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x3 0
        cfckra          cc3,cc0,1
        test_spr_immed  0x1bdb,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x4 0
        cfckra          cc3,cc0,1
        test_spr_immed  0x1bdb,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x5 0
        cfckra          cc3,cc0,1
        test_spr_immed  0x1bdb,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x6 0
        cfckra          cc3,cc0,1
        test_spr_immed  0x1bdb,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x7 0
        cfckra          cc3,cc0,1
        test_spr_immed  0x1bdb,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x8 0
        cfckra          cc3,cc4,1
        test_spr_immed  0x1bdb,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x9 0
        cfckra          cc3,cc4,1
        test_spr_immed  0x1bdb,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0xa 0
        cfckra          cc3,cc4,1
        test_spr_immed  0x1bdb,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0xb 0
        cfckra          cc3,cc4,1
        test_spr_immed  0x1bdb,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0xc 0
        cfckra          cc3,cc4,1
        test_spr_immed  0x1bdb,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0xd 0
        cfckra          cc3,cc4,1
        test_spr_immed  0x1bdb,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0xe 0
        cfckra          cc3,cc4,1
        test_spr_immed  0x1bdb,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0xf 0
        cfckra          cc3,cc4,1
        test_spr_immed  0x1bdb,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x0 0
        cfckra          cc3,cc0,0
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x1 0
        cfckra          cc3,cc0,0
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x2 0
        cfckra          cc3,cc0,0
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x3 0
        cfckra          cc3,cc0,0
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x4 0
        cfckra          cc3,cc0,0
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x5 0
        cfckra          cc3,cc0,0
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x6 0
        cfckra          cc3,cc0,0
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x7 0
        cfckra          cc3,cc0,0
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x8 0
        cfckra          cc3,cc4,0
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x9 0
        cfckra          cc3,cc4,0
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0xa 0
        cfckra          cc3,cc4,0
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0xb 0
        cfckra          cc3,cc4,0
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0xc 0
        cfckra          cc3,cc4,0
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0xd 0
        cfckra          cc3,cc4,0
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0xe 0
        cfckra          cc3,cc4,0
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0xf 0
        cfckra          cc3,cc4,0
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x0 0
        cfckra          cc3,cc1,0
        test_spr_immed  0x1bdb,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x1 0
        cfckra          cc3,cc1,0
        test_spr_immed  0x1bdb,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x2 0
        cfckra          cc3,cc1,0
        test_spr_immed  0x1bdb,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x3 0
        cfckra          cc3,cc1,0
        test_spr_immed  0x1bdb,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x4 0
        cfckra          cc3,cc1,0
        test_spr_immed  0x1bdb,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x5 0
        cfckra          cc3,cc1,0
        test_spr_immed  0x1bdb,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x6 0
        cfckra          cc3,cc1,0
        test_spr_immed  0x1bdb,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x7 0
        cfckra          cc3,cc1,0
        test_spr_immed  0x1bdb,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x8 0
        cfckra          cc3,cc5,0
        test_spr_immed  0x1bdb,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x9 0
        cfckra          cc3,cc5,0
        test_spr_immed  0x1bdb,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0xa 0
        cfckra          cc3,cc5,0
        test_spr_immed  0x1bdb,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0xb 0
        cfckra          cc3,cc5,0
        test_spr_immed  0x1bdb,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0xc 0
        cfckra          cc3,cc5,0
        test_spr_immed  0x1bdb,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0xd 0
        cfckra          cc3,cc5,0
        test_spr_immed  0x1bdb,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0xe 0
        cfckra          cc3,cc5,0
        test_spr_immed  0x1bdb,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0xf 0
        cfckra          cc3,cc5,0
        test_spr_immed  0x1bdb,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x0 0
        cfckra          cc3,cc1,1
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x1 0
        cfckra          cc3,cc1,1
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x2 0
        cfckra          cc3,cc1,1
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x3 0
        cfckra          cc3,cc1,1
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x4 0
        cfckra          cc3,cc1,1
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x5 0
        cfckra          cc3,cc1,1
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x6 0
        cfckra          cc3,cc1,1
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x7 0
        cfckra          cc3,cc1,1
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x8 0
        cfckra          cc3,cc5,1
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x9 0
        cfckra          cc3,cc5,1
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0xa 0
        cfckra          cc3,cc5,1
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0xb 0
        cfckra          cc3,cc5,1
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0xc 0
        cfckra          cc3,cc5,1
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0xd 0
        cfckra          cc3,cc5,1
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0xe 0
        cfckra          cc3,cc5,1
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0xf 0
        cfckra          cc3,cc5,1
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x0 0
        cfckra          cc3,cc2,0
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x1 0
        cfckra          cc3,cc2,1
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x2 0
        cfckra          cc3,cc2,0
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x3 0
        cfckra          cc3,cc2,1
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x4 0
        cfckra          cc3,cc2,0
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x5 0
        cfckra          cc3,cc2,1
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x6 0
        cfckra          cc3,cc2,0
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x7 0
        cfckra          cc3,cc2,1
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x8 0
        cfckra          cc3,cc6,0
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x9 0
        cfckra          cc3,cc6,1
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0xa 0
        cfckra          cc3,cc6,0
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0xb 0
        cfckra          cc3,cc6,1
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0xc 0
        cfckra          cc3,cc6,0
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0xd 0
        cfckra          cc3,cc6,1
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0xe 0
        cfckra          cc3,cc6,0
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0xf 0
        cfckra          cc3,cc6,1
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x0 0
        cfckra          cc3,cc3,0
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x1 0
        cfckra          cc3,cc3,1
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x2 0
        cfckra          cc3,cc3,0
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x3 0
        cfckra          cc3,cc3,1
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x4 0
        cfckra          cc3,cc3,0
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x5 0
        cfckra          cc3,cc3,1
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x6 0
        cfckra          cc3,cc3,0
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x7 0
        cfckra          cc3,cc3,1
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x8 0
        cfckra          cc3,cc7,0
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0x9 0
        cfckra          cc3,cc7,1
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0xa 0
        cfckra          cc3,cc7,0
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0xb 0
        cfckra          cc3,cc7,1
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0xc 0
        cfckra          cc3,cc7,0
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0xd 0
        cfckra          cc3,cc7,1
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0xe 0
        cfckra          cc3,cc7,0
        test_spr_immed  0x1b1b,cccr

        set_spr_immed   0x1b5b,cccr
        set_fcc         0xf 0
        cfckra          cc3,cc7,1
        test_spr_immed  0x1b1b,cccr

        pass

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.