URL
https://opencores.org/ocsvn/sdhc-sc-core/sdhc-sc-core/trunk
Subversion Repositories sdhc-sc-core
[/] [sdhc-sc-core/] [trunk/] [grpRs232/] [unitRs232Tx/] [src/] [Rs232Tx-Rtl-ea.vhdl] - Rev 185
Compare with Previous | Blame | View Log
-- SDHC-SC-Core -- Secure Digital High Capacity Self Configuring Core -- -- (C) Copyright 2010, Rainer Kastl -- All rights reserved. -- -- Redistribution and use in source and binary forms, with or without -- modification, are permitted provided that the following conditions are met: -- * Redistributions of source code must retain the above copyright -- notice, this list of conditions and the following disclaimer. -- * Redistributions in binary form must reproduce the above copyright -- notice, this list of conditions and the following disclaimer in the -- documentation and/or other materials provided with the distribution. -- * Neither the name of the <organization> nor the -- names of its contributors may be used to endorse or promote products -- derived from this software without specific prior written permission. -- -- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND -- ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED -- WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE -- DISCLAIMED. IN NO EVENT SHALL <COPYRIGHT HOLDER> BE LIABLE FOR ANY -- DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES -- (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; -- LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND -- ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT -- (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS -- SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. -- -- File : Rs232Tx-Rtl-ea.vhdl -- Owner : Rainer Kastl -- Description : Rs232 Transmitter -- Links : -- library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all; use work.Global.all; use work.Rs232.all; entity Rs232Tx is generic ( gDataBitWidth : natural := 8 ); port ( iClk : in std_ulogic; inResetAsync : in std_ulogic; iRs232Tx : in aiRs232Tx; oRs232Tx : out aoRs232Tx ); end entity Rs232Tx; architecture Rtl of Rs232Tx is type aDataInputState is ( CanAcceptNewData, FreshDataArrived, DataBufferBusy); type aRegion is ( StartBit, DataBits, ParityBit, StopBit, StopBitAndIdle); type aRegSet is record DataInputState : aDataInputState; Region : aRegion; BitIdx : natural range 0 to gDataBitWidth; DataWasRead : std_ulogic; Data : std_ulogic_vector(gDataBitWidth - 1 downto 0); Tx : std_ulogic; end record aRegSet; constant cInitValR : aRegSet := ( DataInputState => CanAcceptNewData, Region => StopBitAndIdle, BitIdx => 0, DataWasRead => cInactivated, Data => (others => '0'), Tx => cTxLineStopBitVal ); signal R, NextR : aRegSet; begin Comb : process (R, iRs232Tx) variable parity : std_ulogic; begin NextR <= R; NextR.DataWasRead <= cInactivated; -- Parallel data input case R.DataInputState is when CanAcceptNewData => -- We are waiting for data to be transmitted if (iRs232Tx.Transmit = cActivated and iRs232Tx.DataAvailable = cActivated) then NextR.Data <= iRs232Tx.Data; NextR.DataInputState <= FreshDataArrived; NextR.DataWasRead <= cActivated; end if; when FreshDataArrived => -- We have loaded new data into the send register if (R.Region = StartBit) then NextR.DataInputState <= DataBufferBusy; end if; when DataBufferBusy => -- The send register is still occupied. if (R.Region = StopBitAndIdle) then NextR.DataInputState <= CanAcceptNewData; end if; end case; -- Serial data output case R.Region is when StartBit => NextR.Tx <= cTxLineStartBitVal; if (iRs232Tx.BitStrobe = cActivated) then NextR.Region <= DataBits; NextR.BitIdx <= 0; end if; when DataBits => NextR.Tx <= R.Data(R.BitIdx); if (iRs232Tx.BitStrobe = cActivated) then if (R.BitIdx = gDataBitWidth - 1) then -- All bits sent NextR.Region <= ParityBit; else -- Send next bit NextR.BitIdx <= R.BitIdx + 1; end if; end if; when ParityBit => -- Use even parity parity := R.Data(0); for i in 1 to gDataBitWidth-1 loop parity := parity xor R.Data(i); end loop; NextR.Tx <= parity; if (iRs232Tx.BitStrobe = cActivated) then NextR.Region <= StopBit; end if; when StopBit => NextR.Tx <= cTxLineStopBitVal; if (iRs232Tx.BitStrobe = cActivated) then NextR.Region <= StopBitAndIdle; end if; when StopBitAndIdle => NextR.Tx <= cTxLineStopBitVal; if (iRs232Tx.BitStrobe = cActivated) then if (R.DataInputState = FreshDataArrived) then NextR.Region <= StartBit; end if; end if; end case; end process Comb; Regs : process (iClk, inResetAsync) begin if (inResetAsync = cnActivated) then R <= cInitValR; elsif (iClk'event and iClk = '1') then R <= NextR; end if; end process Regs; -- Connect registers to ports oRs232Tx.DataWasRead <= R.DataWasRead; oRs232Tx.Tx <= R.Tx; end architecture Rtl;