OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [io/] [doc/] [sym/] [io_uart_def.sym] - Rev 135

Compare with Previous | Blame | View Log

v 20100214 1
B 300 0  3500 2300 3 60 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 400 2450   5 10 1 1 0 0 1 1
device=io_uart_def
T 400 2650 5 10 1 1 0 0 1 1
refdes=U?
T 400 2800    0 10 0 1 0 0 1 1
vendor=opencores.org
T 400 2800    0 10 0 1 0 0 1 1
library=io
T 400 2800    0 10 0 1 0 0 1 1
component=io_uart
T 400 2800    0 10 0 1 0 0 1 1
version=def
P 300 200 0 200 10 1 1 
{
T 400 200 5 10 1 1 0 1 1 1
pinnumber=wdata[7:0]
T 400 200 5 10 0 1 0 1 1 1
pinseq=1
}
P 300 400 0 400 10 1 1 
{
T 400 400 5 10 1 1 0 1 1 1
pinnumber=addr[3:0]
T 400 400 5 10 0 1 0 1 1 1
pinseq=2
}
P 300 600 0 600 4 0 1  
{
T 400 600 5 10 1 1 0 1 1 1 
pinnumber=wr
T 400 600 5 10 0 1 0 1 1 1 
pinseq=3
}
P 300 800 0 800 4 0 1  
{
T 400 800 5 10 1 1 0 1 1 1 
pinnumber=uart_rxd_pad_in
T 400 800 5 10 0 1 0 1 1 1 
pinseq=4
}
P 300 1000 0 1000 4 0 1  
{
T 400 1000 5 10 1 1 0 1 1 1 
pinnumber=reset
T 400 1000 5 10 0 1 0 1 1 1 
pinseq=5
}
P 300 1200 0 1200 4 0 1  
{
T 400 1200 5 10 1 1 0 1 1 1 
pinnumber=rd
T 400 1200 5 10 0 1 0 1 1 1 
pinseq=6
}
P 300 1400 0 1400 4 0 1  
{
T 400 1400 5 10 1 1 0 1 1 1 
pinnumber=enable
T 400 1400 5 10 0 1 0 1 1 1 
pinseq=7
}
P 300 1600 0 1600 4 0 1  
{
T 400 1600 5 10 1 1 0 1 1 1 
pinnumber=cts_pad_in
T 400 1600 5 10 0 1 0 1 1 1 
pinseq=8
}
P 300 1800 0 1800 4 0 1  
{
T 400 1800 5 10 1 1 0 1 1 1 
pinnumber=cs
T 400 1800 5 10 0 1 0 1 1 1 
pinseq=9
}
P 300 2000 0 2000 4 0 1  
{
T 400 2000 5 10 1 1 0 1 1 1 
pinnumber=clk
T 400 2000 5 10 0 1 0 1 1 1 
pinseq=10
}
P 3800 200 4100 200 10 1 1
{
T 3700 200 5  10 1 1 0 7 1 1 
pinnumber=rdata[7:0]
T 3700 200 5  10 0 1 0 7 1 1 
pinseq=11
}
P 3800 400 4100 400 4 0 1
{
T 3700 400 5  10 1 1 0 7 1 1
pinnumber=uart_txd_pad_out
T 3800 400 5  10 0 1 0 7 1 1
pinseq=12
}
P 3800 600 4100 600 4 0 1
{
T 3700 600 5  10 1 1 0 7 1 1
pinnumber=tx_irq
T 3800 600 5  10 0 1 0 7 1 1
pinseq=13
}
P 3800 800 4100 800 4 0 1
{
T 3700 800 5  10 1 1 0 7 1 1
pinnumber=rx_irq
T 3800 800 5  10 0 1 0 7 1 1
pinseq=14
}
P 3800 1000 4100 1000 4 0 1
{
T 3700 1000 5  10 1 1 0 7 1 1
pinnumber=rts_pad_out
T 3800 1000 5  10 0 1 0 7 1 1
pinseq=15
}

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.