URL
https://opencores.org/ocsvn/socgen/socgen/trunk
Subversion Repositories socgen
[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [io/] [ip/] [io_module/] [sim/] [testbenches/] [verilog/] [top.ext] - Rev 131
Compare with Previous | Blame | View Log
assign gpio_0_in = gpio_0_out;assign gpio_1_in = gpio_1_out;assign enable = 1'b1;assign reg_mb_cs = 1'b1;assign cts_pad_in = 1'b0;assign uart_rxd_pad_in = uart_txd_pad_out;assign pic_irq_in = {3'h0,ps2_data_avail,tx_irq,rx_irq,timer_irq};assign vic_irq_in = {3'h0,ps2_data_avail,tx_irq,rx_irq,timer_irq};assign STOP = 1'b0;assign BAD = 1'b0;