OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [wishbone/] [ip/] [wb_memory/] [sim/] [testbenches/] [xml/] [wb_memory_def_dut.params.xml] - Rev 131

Go to most recent revision | Compare with Previous | Blame | View Log

<?xml version="1.0" encoding="UTF-8"?>
<!--                                                
//                                                //
// Generated File Do Not EDIT                     //
//                                                //
// regen by adding -tb to gen_verilog script      //
//                                                //
-->                                                 
<spirit:component
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
<spirit:vendor>opencores.org</spirit:vendor>
<spirit:library>wishbone</spirit:library>
<spirit:name>wb_memory</spirit:name>
<spirit:version>def_dut.params</spirit:version>
<spirit:model>

      <spirit:views>                                            
                                   
              <spirit:view>                                   
              <spirit:name>Dut</spirit:name>                                   
              <spirit:envIdentifier></spirit:envIdentifier>                                   
              <spirit:hierarchyRef spirit:vendor="opencores.org"                                    
                                   spirit:library="wishbone"                                    
                                   spirit:name="wb_memory"                                    
                                   spirit:version="def_dutg.design"/>                                   
              </spirit:view>                                   
      </spirit:views>                                   
<spirit:modelParameters>
    <spirit:modelParameter><spirit:name>wb_addr_width</spirit:name><spirit:value>24</spirit:value></spirit:modelParameter>
    <spirit:modelParameter><spirit:name>wb_data_width</spirit:name><spirit:value>32</spirit:value></spirit:modelParameter>
    <spirit:modelParameter><spirit:name>wb_byte_lanes</spirit:name><spirit:value>4</spirit:value></spirit:modelParameter>
    <spirit:modelParameter><spirit:name>dat_width</spirit:name><spirit:value>32</spirit:value></spirit:modelParameter>
    <spirit:modelParameter><spirit:name>adr_width</spirit:name><spirit:value>12</spirit:value></spirit:modelParameter>
    <spirit:modelParameter><spirit:name>mem_size</spirit:name><spirit:value>16384</spirit:value></spirit:modelParameter>
    <spirit:modelParameter><spirit:name>SRAM_MEM_0_FILE</spirit:name><spirit:value>"NONE"</spirit:value></spirit:modelParameter>
    <spirit:modelParameter><spirit:name>SRAM_MEM_1_FILE</spirit:name><spirit:value>"NONE"</spirit:value></spirit:modelParameter>
    <spirit:modelParameter><spirit:name>SRAM_MEM_2_FILE</spirit:name><spirit:value>"NONE"</spirit:value></spirit:modelParameter>
    <spirit:modelParameter><spirit:name>SRAM_MEM_3_FILE</spirit:name><spirit:value>"NONE"</spirit:value></spirit:modelParameter>
</spirit:modelParameters>
</spirit:model>
</spirit:component>

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.