Subversion Repositories socgen

opencores.org:cde:jtag:rpc_rtl
        --------------------------------------------------------------------------------------------------------
        Filename:  ./projects/opencores.org/cde/ip/jtag/busDef/xml/jtag_rpc_rtl.abstractionDefinition.xml
        VLNV-ad     opencores.org_cde_jtag_rpc_rtl
        VLNV-bt     opencores.org_cde_jtag_rpc
             SystemGroup Name CLOCK 
             SystemGroup Name RESET 
             SystemGroup Name ENABLE 

Port:  clk   CLOCK  Requires Driver  clock    
  onMaster presence    required 
  onMaster width       1 
  onMaster direction   out 

  onSlave  presence    required 
  onSlave  width       1 
  onSlave  direction   in 


Port:  test_logic_reset    Requires Driver  singleShot    
  onMaster presence    required 
  onMaster width       1 
  onMaster direction   out 

  onSlave  presence    required 
  onSlave  width       1 
  onSlave  direction   in 


Port:  run_test       
  onMaster presence    optional 
  onMaster width       1 
  onMaster direction   out 

  onSlave  presence    optional 
  onSlave  width       1 
  onSlave  direction   in 


Port:  select       
  onMaster presence    required 
  onMaster width       1 
  onMaster direction   out 

  onSlave  presence    required 
  onSlave  width       1 
  onSlave  direction   in 


Port:  shift_dr       
  onMaster presence    required 
  onMaster width       1 
  onMaster direction   out 

  onSlave  presence    required 
  onSlave  width       1 
  onSlave  direction   in 


Port:  capture_dr       
  onMaster presence    required 
  onMaster width       1 
  onMaster direction   out 

  onSlave  presence    required 
  onSlave  width       1 
  onSlave  direction   in 


Port:  update_dr       
  onMaster presence    required 
  onMaster width       1 
  onMaster direction   out 

  onSlave  presence    required 
  onSlave  width       1 
  onSlave  direction   in 


Port:  tdi       
  onMaster presence    required 
  onMaster width       1 
  onMaster direction   out 

  onSlave  presence    required 
  onSlave  width       1 
  onSlave  direction   in 


Port:  tdo       
  onMaster presence    required 
  onMaster width       1 
  onMaster direction   in 

  onSlave  presence    required 
  onSlave  width       1 
  onSlave  direction   out