OpenCores
URL https://opencores.org/ocsvn/sockit_owm/sockit_owm/trunk

Subversion Repositories sockit_owm

[/] [sockit_owm/] [trunk/] [inc/] [sockit_owm_regs.h] - Rev 2

Go to most recent revision | Compare with Previous | Blame | View Log

//////////////////////////////////////////////////////////////////////////////
//                                                                          //
//  Minimalistic 1-wire (onewire) master with Avalon MM bus interface       //
//                                                                          //
//  Copyright (C) 2010  Iztok Jeras                                         //
//                                                                          //
//////////////////////////////////////////////////////////////////////////////
//                                                                          //
//  This program is free software: you can redistribute it and/or modify    //
//  it under the terms of the GNU Lesser General Public License             //
//  as published by the Free Software Foundation, either                    //
//  version 3 of the License, or (at your option) any later version.        //
//                                                                          //
//  This program is distributed in the hope that it will be useful,         //
//  but WITHOUT ANY WARRANTY; without even the implied warranty of          //
//  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the           //
//  GNU General Public License for more details.                            //
//                                                                          //
//  You should have received a copy of the GNU General Public License       //
//  along with this program.  If not, see <http://www.gnu.org/licenses/>.   //
//                                                                          //
//////////////////////////////////////////////////////////////////////////////
 
 
#ifndef __SOCKIT_OWM_REGS_H__
#define __SOCKIT_OWM_REGS_H__
 
#include <io.h>
 
#define SOCKIT_OWM_REG                 0
#define IOADDR_SOCKIT_OWM(base)        __IO_CALC_ADDRESS_NATIVE(base, SOCKIT_OWM_REG)
#define IORD_SOCKIT_OWM(base)          IORD(base, SOCKIT_OWM_REG)
#define IOWR_SOCKIT_OWM(base, data)    IOWR(base, SOCKIT_OWM_REG, data)
 
#define SOCKIT_OWM_DAT_MSK             (0x01)        // data bit
#define SOCKIT_OWM_DAT_OFST            (0)
#define SOCKIT_OWM_RST_MSK             (0x02)        // reset (write only)
#define SOCKIT_OWM_RST_OFST            (1)
#define SOCKIT_OWM_TRN_MSK             (0x02)        // transfer (read only)
#define SOCKIT_OWM_TRN_OFST            (1)
#define SOCKIT_OWM_OVD_MSK             (0x04)        // overdrive
#define SOCKIT_OWM_OVD_OFST            (2)
#define SOCKIT_OWM_PWR_MSK             (0x08)        // power (strong pull-up)
#define SOCKIT_OWM_PWR_OFST            (3)           // if there is a single port
#define SOCKIT_OWM_STX_MSK             (0x10)        // status TX
#define SOCKIT_OWM_STX_OFST            (4)
#define SOCKIT_OWM_SRX_MSK             (0x20)        // status RX
#define SOCKIT_OWM_SRX_OFST            (5)
#define SOCKIT_OWM_ETX_MSK             (0x40)        // irq enable TX
#define SOCKIT_OWM_ETX_OFST            (6)
#define SOCKIT_OWM_ERX_MSK             (0x80)        // irq enable RX
#define SOCKIT_OWM_ERX_OFST            (7)
 
#define SOCKIT_OWM_SEL_MSK             (0x0f00)      // port select number
#define SOCKIT_OWM_SEL_OFST            (8)
 
#define SOCKIT_OWM_POWER_MSK           (0xffff0000)  // power (strong pull-up)
#define SOCKIT_OWM_POWER_OFST          (16)          // if there is more than one port
 
// two common commands
#define SOCKIT_OWM_DLY_MSK             (                     SOCKIT_OWM_RST_MSK | SOCKIT_OWM_DAT_MSK)
#define SOCKIT_OWM_IDL_MSK             (SOCKIT_OWM_OVD_MSK | SOCKIT_OWM_RST_MSK | SOCKIT_OWM_DAT_MSK)
 
#endif /* __SOCKIT_OWM_REGS_H__ */
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.