OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [Integration_test/] [synthetic_sim/] [report] - Rev 56

Compare with Previous | Blame | View Log

Verification Results:
****************************star_6 : Compile *******************************:
         model generation is FAILED.
         %Error: Unknown warning specified: -Wno-TIMESCALEMOD

         %Error: Unknown warning specified: -Wno-TIMESCALEMOD

         %Error: Unknown warning specified: -Wno-TIMESCALEMOD

****************************star_6      : random traffic *******************************:
         failed. Simulation model is not avaialable
****************************star_6      : transposed 1 traffic *******************************:
         failed. Simulation model is not avaialable

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.