OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [perl_gui/] [lib/] [interface/] [wb_addr_map.ITC] - Rev 48

Compare with Previous | Blame | View Log

$HashRef = bless( {
                    'connection_num' => 'single connection',
                    'name' => 'wb_addr_map',
                    'description' => 'reset source',
                    'modules' => {
                                   'wishbone_bus' => {},
                                   'bus_arbiter' => {}
                                 },
                    'ports' => {
                                 'm_grant_addr' => {
                                                     'outport_type' => 'concatenate',
                                                     'connect_name' => 'grant_addr',
                                                     'connect_type' => 'input',
                                                     'range' => 'Aw-1       :   0',
                                                     'name' => 'grant_addr',
                                                     'connect_range' => 'Aw-1       :   0',
                                                     'default_out' => 'Active low',
                                                     'type' => 'output'
                                                   },
                                 's_sel_one_hot' => {
                                                      'outport_type' => 'concatenate',
                                                      'connect_name' => 'sel_one_hot',
                                                      'connect_type' => 'output',
                                                      'range' => 'S-1        :   0',
                                                      'name' => 'sel_one_hot',
                                                      'connect_range' => 'S-1        :   0',
                                                      'default_out' => 'Active low',
                                                      'type' => 'input'
                                                    }
                               },
                    'file_name' => 'mpsoc/rtl/src_peripheral/bus/wishbone_bus.v',
                    'module_name' => 'wishbone_bus',
                    'type' => 'socket',
                    'category' => 'wishbone'
                  }, 'intfc_gen' );

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.