OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [rtl/] [src_peripheral/] [ethmac/] [rtl/] [greybox_tmp/] [cbx_args.txt] - Rev 48

Compare with Previous | Blame | View Log

INTENDED_DEVICE_FAMILY="Cyclone IV E"
LPM_ADDRESS_CONTROL=REGISTERED
LPM_INDATA=REGISTERED
LPM_OUTDATA=UNREGISTERED
LPM_WIDTH=32
LPM_WIDTHAD=8
USE_EAB=OFF
DEVICE_FAMILY="Cyclone IV E"
address
inclock
we
q

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.