URL
https://opencores.org/ocsvn/image_component_labeling_and_feature_extraction/image_component_labeling_and_feature_extraction/trunk
Subversion Repositories image_component_labeling_and_feature_extraction
[/] [image_component_labeling_and_feature_extraction/] [trunk/] [ram_num.vhd] - Rev 2
Compare with Previous | Blame | View Log
---------------------------------------------------------------------------------- -- Company: -- Engineer: -- -- Create Date: 10:00:30 02/25/2009 -- Design Name: -- Module Name: ram_num - Behavioral -- Project Name: -- Target Devices: -- Tool versions: -- Description: -- -- Dependencies: -- -- Revision: -- Additional Comments: -- ---------------------------------------------------------------------------------- library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; ---- Uncomment the following library declaration if instantiating ---- any Xilinx primitives in this code. --library UNISIM; --use UNISIM.VComponents.all; entity ram_num is Port ( addrW : in STD_LOGIC_VECTOR (9 downto 0); din : in STD_LOGIC_VECTOR (33 downto 0); we : in STD_LOGIC; addrR : in STD_LOGIC_VECTOR (9 downto 0); -- ramreset : in std_logic; dout : out STD_LOGIC_VECTOR (33 downto 0); -- test : out std_logic_vector (33 downto 0); clk : in STD_LOGIC); end ram_num; architecture Behavioral of ram_num is type ram_type is array(1023 downto 0) of std_logic_vector(33 downto 0); signal ram_array : ram_type:=(others=>(others=>'0')); begin process(clk) begin if clk'event and clk ='1' then if we='1' then ram_array(conv_integer(addrW)) <= din; end if; dout <= ram_array(conv_integer(addrR)); end if; end process; end Behavioral;