Subversion Repositories next186_soc_pc

# Output products list for <blk_mem_gen_v6_3>
_xmsgs\pn_parser.xmsgs
blk_mem_gen_ds512.pdf
blk_mem_gen_v6_3.asy
blk_mem_gen_v6_3.gise
blk_mem_gen_v6_3.mif
blk_mem_gen_v6_3.ngc
blk_mem_gen_v6_3.sym
blk_mem_gen_v6_3.v
blk_mem_gen_v6_3.veo
blk_mem_gen_v6_3.xco
blk_mem_gen_v6_3.xise
blk_mem_gen_v6_3\example_design\blk_mem_gen_v6_3_top.ucf
blk_mem_gen_v6_3\example_design\blk_mem_gen_v6_3_top.vhd
blk_mem_gen_v6_3\example_design\blk_mem_gen_v6_3_top.xdc
blk_mem_gen_v6_3\example_design\bmg_wrapper.vhd
blk_mem_gen_v6_3\implement\implement.bat
blk_mem_gen_v6_3\implement\implement.sh
blk_mem_gen_v6_3\implement\planAhead_rdn.bat
blk_mem_gen_v6_3\implement\planAhead_rdn.sh
blk_mem_gen_v6_3\implement\planAhead_rdn.tcl
blk_mem_gen_v6_3\implement\xst.prj
blk_mem_gen_v6_3\implement\xst.scr
blk_mem_gen_v6_3\simulation\addr_gen.vhd
blk_mem_gen_v6_3\simulation\bmg_stim_gen.vhd
blk_mem_gen_v6_3\simulation\bmg_tb_pkg.vhd
blk_mem_gen_v6_3\simulation\bmg_tb_synth.vhd
blk_mem_gen_v6_3\simulation\bmg_tb_top.vhd
blk_mem_gen_v6_3\simulation\checker.vhd
blk_mem_gen_v6_3\simulation\data_gen.vhd
blk_mem_gen_v6_3\simulation\functional\isim_tcl_cmds.tcl
blk_mem_gen_v6_3\simulation\functional\simulate_isim.bat
blk_mem_gen_v6_3\simulation\functional\simulate_mti.do
blk_mem_gen_v6_3\simulation\functional\simulate_ncsim.sh
blk_mem_gen_v6_3\simulation\functional\wave_mti.do
blk_mem_gen_v6_3\simulation\functional\wave_ncsim.sv
blk_mem_gen_v6_3\simulation\random.vhd
blk_mem_gen_v6_3\simulation\timing\isim_tcl_cmds.tcl
blk_mem_gen_v6_3\simulation\timing\simulate_isim.bat
blk_mem_gen_v6_3\simulation\timing\simulate_mti.do
blk_mem_gen_v6_3\simulation\timing\simulate_ncsim.sh
blk_mem_gen_v6_3\simulation\timing\wave_mti.do
blk_mem_gen_v6_3\simulation\timing\wave_ncsim.sv
blk_mem_gen_v6_3_flist.txt
blk_mem_gen_v6_3_readme.txt
blk_mem_gen_v6_3_xmdf.tcl
summary.log