OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [Testbench/] [doc/] [sym/] [jtag_model_def.sym] - Rev 135

Compare with Previous | Blame | View Log

v 20100214 1
B 300 0  1500 1100 3 60 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 400 1250   5 10 1 1 0 0 1 1
device=jtag_model_def
T 400 1450 5 10 1 1 0 0 1 1
refdes=U?
T 400 1600    0 10 0 1 0 0 1 1
vendor=opencores.org
T 400 1600    0 10 0 1 0 0 1 1
library=Testbench
T 400 1600    0 10 0 1 0 0 1 1
component=jtag_model
T 400 1600    0 10 0 1 0 0 1 1
version=def
P 300 200 0 200 4 0 1  
{
T 400 200 5 10 1 1 0 1 1 1 
pinnumber=tdi
T 400 200 5 10 0 1 0 1 1 1 
pinseq=1
}
P 300 400 0 400 4 0 1  
{
T 400 400 5 10 1 1 0 1 1 1 
pinnumber=reset
T 400 400 5 10 0 1 0 1 1 1 
pinseq=2
}
P 300 600 0 600 4 0 1  
{
T 400 600 5 10 1 1 0 1 1 1 
pinnumber=clk
T 400 600 5 10 0 1 0 1 1 1 
pinseq=3
}
P 1800 200 2100 200 4 0 1
{
T 1700 200 5  10 1 1 0 7 1 1
pinnumber=trst_n
T 1800 200 5  10 0 1 0 7 1 1
pinseq=4
}
P 1800 400 2100 400 4 0 1
{
T 1700 400 5  10 1 1 0 7 1 1
pinnumber=tms
T 1800 400 5  10 0 1 0 7 1 1
pinseq=5
}
P 1800 600 2100 600 4 0 1
{
T 1700 600 5  10 1 1 0 7 1 1
pinnumber=tdo
T 1800 600 5  10 0 1 0 7 1 1
pinseq=6
}
P 1800 800 2100 800 4 0 1
{
T 1700 800 5  10 1 1 0 7 1 1
pinnumber=tclk
T 1800 800 5  10 0 1 0 7 1 1
pinseq=7
}

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.