OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [cde/] [ip/] [clock/] [doc/] [sym/] [cde_clock_sys.sym] - Rev 135

Compare with Previous | Blame | View Log

v 20100214 1
B 300 0  2700 900 3 60 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 400 1050   5 10 1 1 0 0 1 1
device=cde_clock_sys
T 400 1250 5 10 1 1 0 0 1 1
refdes=U?
T 400 1400    0 10 0 1 0 0 1 1
vendor=opencores.org
T 400 1400    0 10 0 1 0 0 1 1
library=cde
T 400 1400    0 10 0 1 0 0 1 1
component=clock
T 400 1400    0 10 0 1 0 0 1 1
version=sys
P 300 200 0 200 4 0 1  
{
T 400 200 5 10 1 1 0 1 1 1 
pinnumber=pwron_pad_in
T 400 200 5 10 0 1 0 1 1 1 
pinseq=1
}
P 300 400 0 400 4 0 1  
{
T 400 400 5 10 1 1 0 1 1 1 
pinnumber=b_clk_pad_in
T 400 400 5 10 0 1 0 1 1 1 
pinseq=2
}
P 300 600 0 600 4 0 1  
{
T 400 600 5 10 1 1 0 1 1 1 
pinnumber=a_clk_pad_in
T 400 600 5 10 0 1 0 1 1 1 
pinseq=3
}
P 3000 200 3300 200 4 0 1
{
T 2900 200 5  10 1 1 0 7 1 1
pinnumber=reset
T 3000 200 5  10 0 1 0 7 1 1
pinseq=4
}
P 3000 400 3300 400 4 0 1
{
T 2900 400 5  10 1 1 0 7 1 1
pinnumber=one_usec
T 3000 400 5  10 0 1 0 7 1 1
pinseq=5
}
P 3000 600 3300 600 4 0 1
{
T 2900 600 5  10 1 1 0 7 1 1
pinnumber=div_clk_out
T 3000 600 5  10 0 1 0 7 1 1
pinseq=6
}

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.