URL
https://opencores.org/ocsvn/usb_fpga_1_15/usb_fpga_1_15/trunk
Subversion Repositories usb_fpga_1_15
[/] [usb_fpga_1_15/] [trunk/] [examples/] [usb-fpga-2.13/] [2.13c/] [memfifo/] [fpga/] [memfifo.xdc] - Rev 4
Compare with Previous | Blame | View Log
# fxclk_increate_clock -period 20.833 -name fxclk_in [get_ports fxclk_in]set_property PACKAGE_PIN P15 [get_ports fxclk_in]set_property IOSTANDARD LVCMOS33 [get_ports fxclk_in]# IFCLKcreate_clock -name ifclk_in -period 20.833 [get_ports ifclk_in]#create_clock -name ifclk_in -period 33.333 [get_ports ifclk_in]set_property PACKAGE_PIN P17 [get_ports ifclk_in]set_property IOSTANDARD LVCMOS33 [get_ports ifclk_in]# source mode pinsset_property PACKAGE_PIN R15 [get_ports {mode[0]}] ;# PA0/INT0#set_property PACKAGE_PIN T15 [get_ports {mode[1]}] ;# PA1/INT1#set_property IOSTANDARD LVCMOS33 [get_ports {mode[*]}]set_property PULLUP true [get_ports {mode[*]}]# PA7/FLAGD/SLCS#set_property PACKAGE_PIN T10 [get_ports reset]set_property IOSTANDARD LVCMOS33 [get_ports reset]# PB[0..9], PD[0..7]set_property PACKAGE_PIN M16 [get_ports {fd[0]}]set_property PACKAGE_PIN L16 [get_ports {fd[1]}]set_property PACKAGE_PIN L14 [get_ports {fd[2]}]set_property PACKAGE_PIN M14 [get_ports {fd[3]}]set_property PACKAGE_PIN L18 [get_ports {fd[4]}]set_property PACKAGE_PIN M18 [get_ports {fd[5]}]set_property PACKAGE_PIN R12 [get_ports {fd[6]}]set_property PACKAGE_PIN R13 [get_ports {fd[7]}]set_property PACKAGE_PIN T9 [get_ports {fd[8]}]set_property PACKAGE_PIN V10 [get_ports {fd[9]}]set_property PACKAGE_PIN U11 [get_ports {fd[10]}]set_property PACKAGE_PIN V11 [get_ports {fd[11]}]set_property PACKAGE_PIN V12 [get_ports {fd[12]}]set_property PACKAGE_PIN U13 [get_ports {fd[13]}]set_property PACKAGE_PIN U14 [get_ports {fd[14]}]set_property PACKAGE_PIN V14 [get_ports {fd[15]}]set_property IOSTANDARD LVCMOS33 [get_ports {fd[*]}]set_property DRIVE 4 [get_ports {fd[*]}]# CTL0/FLAGAset_property PACKAGE_PIN N16 [get_ports {FLAGA}]set_property IOSTANDARD LVCMOS33 [get_ports {FLAGA}]# CTL1/FLAGBset_property PACKAGE_PIN N15 [get_ports FLAGB]set_property IOSTANDARD LVCMOS33 [get_ports FLAGB]# PA2/SLOEset_property PACKAGE_PIN T14 [get_ports SLOE]set_property IOSTANDARD LVCMOS33 [get_ports SLOE]# PA4/FIFOADR0set_property PACKAGE_PIN R11 [get_ports FIFOADDR0]set_property IOSTANDARD LVCMOS33 [get_ports FIFOADDR0]# PA5/FIFOADR1set_property PACKAGE_PIN T11 [get_ports FIFOADDR1]set_property IOSTANDARD LVCMOS33 [get_ports FIFOADDR1]# PA6/PKTENDset_property PACKAGE_PIN R10 [get_ports PKTEND]set_property IOSTANDARD LVCMOS33 [get_ports PKTEND]# RDY0/SLRDset_property PACKAGE_PIN V16 [get_ports SLRD]set_property IOSTANDARD LVCMOS33 [get_ports SLRD]# RDY1/SLWRset_property PACKAGE_PIN U16 [get_ports SLWR]set_property IOSTANDARD LVCMOS33 [get_ports SLWR]#set_property DRIVE 4 [get_ports SLWR]#set_property SLEW FAST [get_ports SLWR]# I/O delaysset_input_delay -clock ifclk_in -min 0 [get_ports {FLAG* fd[*]}]set_input_delay -clock ifclk_in -max 15 [get_ports {FLAG* fd[*]}]set_output_delay -clock ifclk_in -min 0 [get_ports {SLRD SLWR}]set_output_delay -clock ifclk_in -max 15 [get_ports {SLRD SLWR}]# LED'sset_property PACKAGE_PIN H15 [get_ports {led1[0]}] ;# A6 / B21~IO_L21P_T3_DQS_16set_property PACKAGE_PIN J13 [get_ports {led1[1]}] ;# B6 / A21~IO_L21N_T3_DQS_16set_property PACKAGE_PIN J14 [get_ports {led1[2]}] ;# A7 / D20~IO_L19P_T3_16set_property PACKAGE_PIN H14 [get_ports {led1[3]}] ;# B7 / C20~IO_L19N_T3_VREF_16set_property PACKAGE_PIN H17 [get_ports {led1[4]}] ;# A8 / B20~IO_L16P_T2_16set_property PACKAGE_PIN G14 [get_ports {led1[5]}] ;# B8 / A20~IO_L16N_T2_16set_property PACKAGE_PIN G17 [get_ports {led1[6]}] ;# A9 / C19~IO_L13N_T2_MRCC_16set_property PACKAGE_PIN G16 [get_ports {led1[7]}] ;# B9 / A19~IO_L17N_T2_16set_property PACKAGE_PIN G18 [get_ports {led1[8]}] ;# A10 / C18~IO_L13P_T2_MRCC_16set_property PACKAGE_PIN H16 [get_ports {led1[9]}] ;# B10 / A18~IO_L17P_T2_16set_property IOSTANDARD LVCMOS33 [get_ports {led1[*]}]set_property DRIVE 12 [get_ports {led1[*]}]set_property PACKAGE_PIN U9 [get_ports {led2[0]}] ;# C3 / AB17~IO_L2N_T0_13set_property PACKAGE_PIN V9 [get_ports {led2[1]}] ;# D3 / AB16~IO_L2P_T0_13set_property PACKAGE_PIN U8 [get_ports {led2[2]}] ;# C4 / Y16~IO_L1P_T0_13set_property PACKAGE_PIN V7 [get_ports {led2[3]}] ;# D4 / AA16~IO_L1N_T0_13set_property PACKAGE_PIN U7 [get_ports {led2[4]}] ;# C5 / AA15~IO_L4P_T0_13set_property PACKAGE_PIN V6 [get_ports {led2[5]}] ;# D5 / AB15~IO_L4N_T0_13set_property PACKAGE_PIN U6 [get_ports {led2[6]}] ;# C6 / Y13~IO_L5P_T0_13set_property PACKAGE_PIN V5 [get_ports {led2[7]}] ;# D6 / AA14~IO_L5N_T0_13set_property PACKAGE_PIN T8 [get_ports {led2[8]}] ;# C7 / W14~IO_L6P_T0_13set_property PACKAGE_PIN V4 [get_ports {led2[9]}] ;# D7 / Y14~IO_L6N_T0_VREF_13set_property PACKAGE_PIN R8 [get_ports {led2[10]}] ;# C8 / AA13~IO_L3P_T0_DQS_13set_property PACKAGE_PIN T5 [get_ports {led2[11]}] ;# D8 / AB13~IO_L3N_T0_DQS_13set_property PACKAGE_PIN R7 [get_ports {led2[12]}] ;# C9 / AB12~IO_L7N_T1_13set_property PACKAGE_PIN T4 [get_ports {led2[13]}] ;# D9 / AB11~IO_L7P_T1_13set_property PACKAGE_PIN T6 [get_ports {led2[14]}] ;# C10 / W12~IO_L12N_T1_MRCC_13set_property PACKAGE_PIN U4 [get_ports {led2[15]}] ;# D10 / W11~IO_L12P_T1_MRCC_13set_property PACKAGE_PIN R6 [get_ports {led2[16]}] ;# C11 / AA11~IO_L9N_T1_DQS_13set_property PACKAGE_PIN U3 [get_ports {led2[17]}] ;# D11 / AA10~IO_L9P_T1_DQS_13set_property PACKAGE_PIN R5 [get_ports {led2[18]}] ;# C12 / AA9~IO_L8P_T1_13set_property PACKAGE_PIN V1 [get_ports {led2[19]}] ;# D12 / AB10~IO_L8N_T1_13set_property IOSTANDARD LVCMOS33 [get_ports {led2[*]}]set_property DRIVE 12 [get_ports {led2[*]}]# switches#set_property PACKAGE_PIN F18 [get_ports SW7] ;# A11 / B18~IO_L11N_T1_SRCC_16set_property PACKAGE_PIN F16 [get_ports SW8] ;# B11 / D17~IO_L12P_T1_MRCC_16#set_property PACKAGE_PIN E18 [get_ports SW9] ;# A12 / B17~IO_L11P_T1_SRCC_16set_property PACKAGE_PIN F15 [get_ports SW10] ;# B12 / C17~IO_L12N_T1_MRCC_16set_property IOSTANDARD LVCMOS33 [get_ports {SW*}]set_property PULLUP true [get_ports {SW*}]# location constraintsset_property LOC PLLE2_ADV_X1Y1 [get_cells dram_fifo_inst/dram_fifo_pll_inst]# TIG'sset_false_path -from [get_clocks *ifclk_out] -to [get_clocks *clk200]set_false_path -from [get_clocks *ifclk_out] -to [get_clocks ]set_false_path -from [get_clocks *clk_pll_i] -to [get_clocks *ifclk_out]# bitstream settingsset_property BITSTREAM.CONFIG.CONFIGRATE 66 [current_design]set_property BITSTREAM.CONFIG.SPI_32BIT_ADDR No [current_design]set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 2 [current_design]set_property BITSTREAM.GENERAL.COMPRESS true [current_design]