OpenCores
URL https://opencores.org/ocsvn/usb_fpga_2_16/usb_fpga_2_16/trunk

Subversion Repositories usb_fpga_2_16

[/] [usb_fpga_2_16/] [trunk/] [examples/] [usb-fpga-2.13/] [flashbench/] [Readme] - Rev 3

Compare with Previous | Blame | View Log

flashbench
----------

A write / read benchmark for Flash memory on ZTEX modules.

ATTENTION: The tests will destroy the data stored in Flash memory.

The number of sectors to be tested can be specified using the 
-s parameter of the host software.

Three tests are performed:
1. Read/write test: Pseudo-random test data is written and immediately 
   read and compared (i.e. write sector 0, read sector 0, write sector
   1, read sector 1, ...)
2. Write test: Pseudo-random test data is written (i.e. write sector 0,
   write sector 1, ...)
3. Write test: Pseudo-random test data is read and compared (i.e. read
   sector 0, read sector 1, ...)

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.