OpenCores
URL https://opencores.org/ocsvn/xge_mac/xge_mac/trunk

Subversion Repositories xge_mac

[/] [xge_mac/] [trunk/] [sim/] [proto_systemverilog/] [runsim] - Rev 22

Compare with Previous | Blame | View Log

vcs +vcs+lic+wait -sverilog -R -l vcs.log \
-override_timescale=1ps/1ps \
../../rtl/verilog/*.v \
+incdir+../../rtl/include \
../../testbench/verilog/tb_xge_mac.sv

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.