OpenCores
URL https://opencores.org/ocsvn/xmatchpro/xmatchpro/trunk

Subversion Repositories xmatchpro

[/] [xmatchpro/] [trunk/] [xmw4-comdec/] [xmatch_sim7/] [isim/] [testbench_isim_beh.exe.sim/] [work/] [a_1123029535_2364406165.c] - Rev 9

Compare with Previous | Blame | View Log

/**********************************************************************/
/*   ____  ____                                                       */
/*  /   /\/   /                                                       */
/* /___/  \  /                                                        */
/* \   \   \/                                                       */
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
/*  /   /          All Right Reserved.                                 */
/* /---/   /\                                                         */
/* \   \  /  \                                                      */
/*  \___\/\___\                                                    */
/***********************************************************************/
 
/* This file is designed for use with ISim build 0x7708f090 */
 
#define XSI_HIDE_SYMBOL_SPEC true
#include "xsi.h"
#include <memory.h>
#ifdef __GNUC__
#include <stdlib.h>
#else
#include <malloc.h>
#define alloca _alloca
#endif
static const char *ng0 = "C:/Users/eejlny/projects/xmatch_sim7/xmatch_sim7/src/mg_logic_2.vhd";
 
 
 
static void work_a_1123029535_2364406165_p_0(char *t0)
{
    char *t1;
    char *t2;
    unsigned char t3;
    unsigned char t4;
    char *t5;
    char *t6;
    char *t7;
    int t8;
    int t9;
    int t10;
    int t11;
    unsigned int t12;
    unsigned int t13;
    unsigned int t14;
    char *t15;
    int t16;
    int t17;
    int t18;
    unsigned int t19;
    unsigned int t20;
    unsigned int t21;
    char *t22;
    char *t23;
    char *t24;
    char *t25;
    char *t26;
 
LAB0:    xsi_set_current_line(70, ng0);
    t1 = (t0 + 1192U);
    t2 = *((char **)t1);
    t3 = *((unsigned char *)t2);
    t4 = (t3 == (unsigned char)1);
    if (t4 != 0)
        goto LAB2;
 
LAB4:    xsi_set_current_line(74, ng0);
    t1 = (t0 + 1032U);
    t2 = *((char **)t1);
    t1 = (t0 + 1648U);
    t5 = *((char **)t1);
    t1 = (t5 + 0);
    memcpy(t1, t2, 16U);
 
LAB3:    xsi_set_current_line(77, ng0);
    t1 = (t0 + 4937);
    *((int *)t1) = 0;
    t2 = (t0 + 4941);
    *((int *)t2) = 15;
    t8 = 0;
    t9 = 15;
 
LAB5:    if (t8 <= t9)
        goto LAB6;
 
LAB8:    t1 = (t0 + 2952);
    *((int *)t1) = 1;
 
LAB1:    return;
LAB2:    xsi_set_current_line(71, ng0);
    t1 = (t0 + 4921);
    t6 = (t0 + 1648U);
    t7 = *((char **)t6);
    t6 = (t7 + 0);
    memcpy(t6, t1, 16U);
    goto LAB3;
 
LAB6:    xsi_set_current_line(78, ng0);
    t5 = (t0 + 1648U);
    t6 = *((char **)t5);
    t5 = (t0 + 4937);
    t10 = *((int *)t5);
    t11 = (t10 - 15);
    t12 = (t11 * -1);
    xsi_vhdl_check_range_of_index(15, 0, -1, *((int *)t5));
    t13 = (1U * t12);
    t14 = (0 + t13);
    t7 = (t6 + t14);
    t3 = *((unsigned char *)t7);
    t15 = (t0 + 4937);
    t16 = *((int *)t15);
    t17 = (15 - t16);
    t18 = (t17 - 15);
    t19 = (t18 * -1);
    t20 = (1 * t19);
    t21 = (0U + t20);
    t22 = (t0 + 3032);
    t23 = (t22 + 56U);
    t24 = *((char **)t23);
    t25 = (t24 + 56U);
    t26 = *((char **)t25);
    *((unsigned char *)t26) = t3;
    xsi_driver_first_trans_delta(t22, t21, 1, 0LL);
 
LAB7:    t1 = (t0 + 4937);
    t8 = *((int *)t1);
    t2 = (t0 + 4941);
    t9 = *((int *)t2);
    if (t8 == t9)
        goto LAB8;
 
LAB9:    t10 = (t8 + 1);
    t8 = t10;
    t5 = (t0 + 4937);
    *((int *)t5) = t8;
    goto LAB5;
 
}
 
 
extern void work_a_1123029535_2364406165_init()
{
	static char *pe[] = {(void *)work_a_1123029535_2364406165_p_0};
	xsi_register_didat("work_a_1123029535_2364406165", "isim/testbench_isim_beh.exe.sim/work/a_1123029535_2364406165.didat");
	xsi_register_executes(pe);
}
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.