OpenCores
URL https://opencores.org/ocsvn/xmatchpro/xmatchpro/trunk

Subversion Repositories xmatchpro

[/] [xmatchpro/] [trunk/] [xmw4-comdec/] [xmatch_sim7/] [isim/] [testbench_isim_beh.exe.sim/] [work/] [a_2932190253_1181938964.c] - Rev 9

Compare with Previous | Blame | View Log

/**********************************************************************/
/*   ____  ____                                                       */
/*  /   /\/   /                                                       */
/* /___/  \  /                                                        */
/* \   \   \/                                                       */
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
/*  /   /          All Right Reserved.                                 */
/* /---/   /\                                                         */
/* \   \  /  \                                                      */
/*  \___\/\___\                                                    */
/***********************************************************************/
 
/* This file is designed for use with ISim build 0x7708f090 */
 
#define XSI_HIDE_SYMBOL_SPEC true
#include "xsi.h"
#include <memory.h>
#ifdef __GNUC__
#include <stdlib.h>
#else
#include <malloc.h>
#define alloca _alloca
#endif
static const char *ng0 = "C:/Users/eejlny/projects/xmatch_sim7/xmatch_sim7/src/length_selection_2.vhd";
extern char *DZX_P_3728046382;
extern char *STD_STANDARD;
 
char *dzx_p_3728046382_sub_3251109957_2632892140(char *, char *, char *, char *, char *, char *);
 
 
static void work_a_2932190253_1181938964_p_0(char *t0)
{
    char t1[16];
    char t4[16];
    char *t2;
    char *t3;
    char *t5;
    char *t6;
    char *t7;
    char *t8;
    char *t9;
    char *t10;
    char *t11;
    char *t12;
    unsigned int t13;
    unsigned int t14;
    unsigned char t15;
    char *t16;
    int t17;
    char *t18;
    unsigned int t19;
 
LAB0:    xsi_set_current_line(64, ng0);
    t2 = (t0 + 1032U);
    t3 = *((char **)t2);
    t5 = ((STD_STANDARD) + 1112);
    t6 = (t0 + 6044U);
    t2 = xsi_base_array_concat(t2, t4, t5, (char)99, (unsigned char)0, (char)97, t3, t6, (char)101);
    t7 = (t0 + 1352U);
    t8 = *((char **)t7);
    t7 = (t0 + 6076U);
    t9 = dzx_p_3728046382_sub_3251109957_2632892140(DZX_P_3728046382, t1, t2, t4, t8, t7);
    t10 = (t0 + 2288U);
    t11 = *((char **)t10);
    t10 = (t11 + 0);
    t12 = (t1 + 12U);
    t13 = *((unsigned int *)t12);
    t14 = (1U * t13);
    memcpy(t10, t9, t14);
    xsi_set_current_line(66, ng0);
    t2 = (t0 + 1192U);
    t3 = *((char **)t2);
    t5 = ((STD_STANDARD) + 1112);
    t6 = (t0 + 6060U);
    t2 = xsi_base_array_concat(t2, t1, t5, (char)99, (unsigned char)0, (char)97, t3, t6, (char)101);
    t13 = (1U + 4U);
    t7 = (t0 + 1352U);
    t8 = *((char **)t7);
    t7 = ((STD_STANDARD) + 1112);
    t15 = xsi_vhdl_lessthan(t7, t2, t13, t8, 5U);
    if (t15 != 0)
        goto LAB2;
 
LAB4:    xsi_set_current_line(71, ng0);
    t2 = (t0 + 3672);
    t3 = (t2 + 56U);
    t5 = *((char **)t3);
    t6 = (t5 + 56U);
    t7 = *((char **)t6);
    *((unsigned char *)t7) = (unsigned char)1;
    xsi_driver_first_trans_fast_port(t2);
    xsi_set_current_line(72, ng0);
    t2 = (t0 + 1512U);
    t3 = *((char **)t2);
    t2 = (t0 + 3736);
    t5 = (t2 + 56U);
    t6 = *((char **)t5);
    t7 = (t6 + 56U);
    t8 = *((char **)t7);
    memcpy(t8, t3, 3U);
    xsi_driver_first_trans_fast_port(t2);
    xsi_set_current_line(73, ng0);
    t2 = (t0 + 2288U);
    t3 = *((char **)t2);
    t13 = (4 - 3);
    t14 = (t13 * 1U);
    t19 = (0 + t14);
    t2 = (t3 + t19);
    t5 = (t0 + 3800);
    t6 = (t5 + 56U);
    t7 = *((char **)t6);
    t8 = (t7 + 56U);
    t9 = *((char **)t8);
    memcpy(t9, t2, 4U);
    xsi_driver_first_trans_fast_port(t5);
 
LAB3:    t2 = (t0 + 3592);
    *((int *)t2) = 1;
 
LAB1:    return;
LAB2:    xsi_set_current_line(67, ng0);
    t9 = (t0 + 3672);
    t10 = (t9 + 56U);
    t11 = *((char **)t10);
    t12 = (t11 + 56U);
    t16 = *((char **)t12);
    *((unsigned char *)t16) = (unsigned char)0;
    xsi_driver_first_trans_fast_port(t9);
    xsi_set_current_line(68, ng0);
    t2 = (t0 + 1512U);
    t3 = *((char **)t2);
    t2 = (t0 + 6092U);
    t5 = (t0 + 6185);
    t7 = (t4 + 0U);
    t8 = (t7 + 0U);
    *((int *)t8) = 0;
    t8 = (t7 + 4U);
    *((int *)t8) = 2;
    t8 = (t7 + 8U);
    *((int *)t8) = 1;
    t17 = (2 - 0);
    t13 = (t17 * 1);
    t13 = (t13 + 1);
    t8 = (t7 + 12U);
    *((unsigned int *)t8) = t13;
    t8 = dzx_p_3728046382_sub_3251109957_2632892140(DZX_P_3728046382, t1, t3, t2, t5, t4);
    t9 = (t1 + 12U);
    t13 = *((unsigned int *)t9);
    t14 = (1U * t13);
    t15 = (3U != t14);
    if (t15 == 1)
        goto LAB5;
 
LAB6:    t10 = (t0 + 3736);
    t11 = (t10 + 56U);
    t12 = *((char **)t11);
    t16 = (t12 + 56U);
    t18 = *((char **)t16);
    memcpy(t18, t8, 3U);
    xsi_driver_first_trans_fast_port(t10);
    xsi_set_current_line(69, ng0);
    t2 = (t0 + 1192U);
    t3 = *((char **)t2);
    t2 = (t0 + 3800);
    t5 = (t2 + 56U);
    t6 = *((char **)t5);
    t7 = (t6 + 56U);
    t8 = *((char **)t7);
    memcpy(t8, t3, 4U);
    xsi_driver_first_trans_fast_port(t2);
    goto LAB3;
 
LAB5:    xsi_size_not_matching(3U, t14, 0);
    goto LAB6;
 
}
 
 
extern void work_a_2932190253_1181938964_init()
{
	static char *pe[] = {(void *)work_a_2932190253_1181938964_p_0};
	xsi_register_didat("work_a_2932190253_1181938964", "isim/testbench_isim_beh.exe.sim/work/a_2932190253_1181938964.didat");
	xsi_register_executes(pe);
}
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.