OpenCores
URL https://opencores.org/ocsvn/oms8051mini/oms8051mini/trunk

Subversion Repositories oms8051mini

[/] - Rev 32

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
32 i2c test case added dinesha 2712d 10h /
31 I2C Master Test cases are added dinesha 2713d 05h /
30 irun update dinesha 2713d 08h /
29 i2c master test cased added dinesha 2713d 09h /
28 i2c master is added dinesha 2713d 17h /
27 I2C master is integrated dinesha 2714d 07h /
26 8051 pc_next logic is added dinesha 2714d 14h /
25 8051 core reset active edge changed from high to low dinesha 2715d 11h /
24 All Instruction C code added dinesha 2717d 04h /
23 c code removed dinesha 2717d 04h /
22 New C Model added dinesha 2717d 04h /
21 New test case dinesha 2717d 08h /
20 RTL cleanup dinesha 2724d 07h /
19 Uart Message Handler added as register master dinesha 2730d 09h /
18 External ROM Mode Clean-UP dinesha 2731d 13h /
17 50 unix help command added dinesha 2737d 16h /
16 .dat file is removed from svn dinesha 2738d 14h /
15 Clean up dinesha 2738d 14h /
14 Tb Clean up dinesha 2739d 07h /
13 Example added into svn dinesha 2739d 15h /
12 Help directory added dinesha 2739d 15h /
11 changed 32 bit to 8 bit register interface dinesha 2742d 06h /
10 EXTERNAL ROM option is removed dinesha 2743d 16h /
9 Modelsim golden log file dinesha 2753d 07h /
8 irun update for cadence flow dinesha 2753d 07h /
7 Uart test case cleanup dinesha 2753d 07h /
6 Uart Message Handler added into SVN and Uart fixs dinesha 2753d 10h /
5 Irun Rename dinesha 2754d 07h /
4 Irun update dinesha 2754d 07h /
3 GMAC related test cases are removed dinesha 2755d 07h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.