OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [rel_23/] - Rev 161

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
161 New directory structure. root 5572d 20h /can/tags/rel_23/
148 This commit was manufactured by cvs2svn to create tag 'rel_23'. 7169d 04h /tags/rel_23/
147 Interrupt is always cleared for one clock after the irq register is read.
This fixes problems when CPU is using IRQs that are edge triggered.		 igorm 7169d 04h /trunk/
145 Arbitration bug fixed. igorm 7169d 09h /trunk/
143 Bit acceptance_filter_mode was inverted. igorm 7316d 01h /trunk/
141 Core improved to pass all tests with the Bosch VHDL Reference system. igorm 7335d 00h /trunk/
140 I forgot to thange one signal name. igorm 7389d 22h /trunk/
139 Signal bus_off_on added. igorm 7389d 23h /trunk/
138 Header changed. Address latched to posedge. bus_off_on signal added. mohor 7429d 01h /trunk/
137 Header changed. mohor 7429d 01h /trunk/
136 Error counters changed. mohor 7429d 01h /trunk/
135 Header changed. mohor 7429d 02h /trunk/
134 Active high/low problem when Altera devices are used. Bug fixed by
Rojhalat Ibrahim.		 mohor 7536d 23h /trunk/
130 mbist signals updated according to newest convention markom 7543d 10h /trunk/
129 Error counters changed. mohor 7559d 19h /trunk/
127 Fixing the core to be Bosch VHDL Reference compatible. mohor 7559d 19h /trunk/
126 Error counters fixed to be compatible with Bosch VHDL reference model.
Small synchronization changes.		 mohor 7560d 15h /trunk/
125 Synchronization changed, error counters fixed. mohor 7564d 21h /trunk/
124 ALTERA_RAM supported. mohor 7585d 03h /trunk/
121 When detecting bus-free, signal bus_free_cnt_en was cleared to zero
although the last sampled bit was zero instead of one.		 mohor 7592d 09h /trunk/
119 Artisan RAMs added. mohor 7601d 06h /trunk/
118 Artisan RAM fixed (when not using BIST). mohor 7601d 06h /trunk/
117 Tristate signal tx_o is separated to tx_o and tx_oen_o. Both signals need
to be joined together on higher level.		 mohor 7601d 06h /trunk/
115 Artisan ram instances added. simons 7607d 00h /trunk/
112 Tx and rx length are limited to 8 bytes regardless to the DLC value. tadejm 7634d 00h /trunk/
111 Fixed according to the linter.
Case statement for data_out joined.		 mohor 7636d 01h /trunk/
110 Fixed according to the linter. mohor 7636d 01h /trunk/
109 Fixed according to the linter. mohor 7636d 02h /trunk/
108 Fixed according to the linter. mohor 7636d 02h /trunk/
107 Fixed according to the linter. mohor 7636d 03h /trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.