OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [rel_5/] - Rev 161

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
161 New directory structure. root 5563d 20h /can/tags/rel_5/
89 This commit was manufactured by cvs2svn to create tag 'rel_5'. 7653d 01h /tags/rel_5/
88 Previous change removed. When resynchronization occurs we go to seg1
stage. sync stage does not cause another start of seg1 stage.
mohor 7653d 01h /trunk/
87 When hard_sync or resync occure we need to go to seg1 segment. Going to
sync segment is in that case blocked.
mohor 7653d 01h /trunk/
85 Typo fixed. mohor 7654d 16h /trunk/
84 clk_cnt reduced from [8:0] to [6:0]. mohor 7656d 00h /trunk/
83 cs_can_i is used only when WISHBONE interface is not used. mohor 7656d 00h /trunk/
82 Removed few signals. mohor 7656d 01h /trunk/
81 "chip select" signal cs_can_i is used only when not using WISHBONE
interface.
mohor 7656d 01h /trunk/
80 Form error was detected when stuff bit occured at the end of crc. mohor 7656d 01h /trunk/
79 Bit stuffing corrected when stuffing comes at the end of the crc. tadejm 7657d 01h /trunk/
78 tx_point generated one clk earlier. rx_i registered. Data corrected when
using extended mode.
mohor 7657d 01h /trunk/
77 Synchronization is also needed when transmitting a message. mohor 7660d 00h /trunk/
76 Counters width changed. mohor 7660d 01h /trunk/
75 When switching to tx, sync stage is overjumped. mohor 7662d 01h /trunk/
73 overrun and length_info fifos are initialized at the end of reset. mohor 7662d 06h /trunk/
71 Ports added for the CAN_BIST. mohor 7664d 04h /trunk/
70 data_out is already registered in the can_top.v file. mohor 7664d 04h /trunk/
69 Some features are supported in extended mode only (listen_only_mode...). mohor 7719d 00h /trunk/
68 CAN inturrupt is active low. mohor 7739d 04h /trunk/
67 CAN interrupt is active low. mohor 7739d 04h /trunk/
66 unix. mohor 7744d 22h /trunk/
65 unix. mohor 7744d 22h /trunk/
64 *** empty log message *** mohor 7744d 22h /trunk/
63 ALE changes on negedge of clk. mohor 7750d 20h /trunk/
62 can_cs signal used for generation of the cs. mohor 7750d 20h /trunk/
61 Bidirectional port_0_i changed to port_0_io.
input cs_can changed to cs_can_i.
mohor 7753d 10h /trunk/
60 rd_i and wr_i are active high signals. If 8051 is connected, these two signals
need to be negated one level higher.
mohor 7753d 11h /trunk/
59 8051 interface added (besides WISHBONE interface). Selection is made in
can_defines.v file.
mohor 7753d 11h /trunk/
58 timescale.v is used for simulation only. mohor 7753d 23h /trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.