OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_9/] - Rev 158

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
158 root 5558d 12h /dbg_interface/tags/rel_9/
72 This commit was manufactured by cvs2svn to create tag 'rel_9'. 7525d 23h /tags/rel_9/
71 Mbist support added. simons 7525d 23h /trunk/
70 A pdf copy of existing doc document. simons 7533d 00h /trunk/
69 WBCNTL added, multiple CPU support described. simons 7553d 14h /trunk/
67 Lower two address lines must be always zero. simons 7558d 18h /trunk/
65 WB_CNTL register added, some syncronization fixes. simons 7559d 18h /trunk/
63 Three more chains added for cpu debug access. simons 7579d 18h /trunk/
61 Lapsus fixed. simons 7607d 18h /trunk/
59 Reset value for riscsel register set to 1. simons 7607d 19h /trunk/
57 Multiple cpu support added. simons 7607d 20h /trunk/
56 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.		 mohor 7874d 16h /trunk/
55 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.		 mohor 7874d 16h /trunk/
53 Trst active high. Inverted on higher layer. mohor 7874d 18h /trunk/
52 Trst signal is not inverted here any more. Inverted on higher layer !!!. mohor 7874d 18h /trunk/
51 WISHBONE Scan Chain is changed to reflect state of the WISHBONE access (WBInProgress bit added). Internal counter is used (counts 256 wb_clk cycles) and when counter exceeds that value, wb_cyc_o is negated. mohor 7902d 06h /trunk/
50 Revision 1.5 of the document ready. WISHBONE Scan Chain changed. mohor 7902d 06h /trunk/
47 mon_cntl_o signals that controls monitor mux added. mohor 8057d 18h /trunk/
46 Asynchronous reset used instead of synchronous. mohor 8066d 00h /trunk/
45 tdo_padoen_o changed to tdo_padoe_o. Signal is active high. mohor 8072d 19h /trunk/
44 Signal names changed to lower case. mohor 8072d 19h /trunk/
43 Intentional error removed. mohor 8077d 19h /trunk/
42 A block for checking possible simulation/synthesis missmatch added. mohor 8077d 21h /trunk/
41 Function changed to logic because of some synthesis warnings. mohor 8085d 18h /trunk/
40 Signal tdo_padoe_o changed back to tdo_padoen_o. mohor 8099d 18h /trunk/
39 tdo_padoen_o changed to tdo_padoe_o. Signal was always active high, just
not named correctly.		 mohor 8100d 19h /trunk/
38 Few outputs for boundary scan chain added. mohor 8113d 18h /trunk/
37 tap_top and dbg_top modules are put into two separate modules. tap_top
contains only tap state machine and related logic. dbg_top contains all
logic necessery for debugging.		 mohor 8113d 22h /trunk/
36 Structure changed. Hooks for jtag chain added. mohor 8117d 17h /trunk/
35 Dbg support datasheet added to cvs. mohor 8141d 21h /trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.