OpenCores
URL https://opencores.org/ocsvn/rio/rio/trunk

Subversion Repositories rio

[/] [rio/] - Rev 45

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
45 Working RioWbBridge with 64-bit Wishbone interface.
Testcases for MAINTENANCE, NREAD, NWRITE/NWRITER.
magro732 3499d 13h /rio/
44 Adding testcases for NREAD in TestRioWbBridge.
Correcting bugs in RioWbBridge and RioLogicalCommon.
magro732 3505d 09h /rio/
43 Removing singleSymbol-branch. magro732 3509d 20h /rio/
42 Adding testbench for RioWbBridge.vhd. Not tested yet. magro732 3512d 05h /rio/
41 Changing name branches/singelSymbol->branches/2.0.0-development magro732 3515d 18h /rio/
40 branches/singleSymbol: Updating testcases in TestRioSerial for fully synchronous RioSerial and correcting some bugs. magro732 3515d 19h /rio/
39 branches/singleSymbol: Backup-checkin (not compiling) of new RioWbBridge with 64-bit Wishbone interface. magro732 3522d 06h /rio/
38 RioLogicalCommon has working Maintenance-packet parsing.
TestRioLogicalCommon has test cases for all Maintenance request packets.
magro732 3542d 11h /rio/
37 singleSymbol: Correcting compiler errors and misc minor errors. magro732 3551d 06h /rio/
36 singleSymbol: Adding testbench for RioLogicalCommon. magro732 3558d 05h /rio/
35 Temporary checkin of new synchronous RioSerial. Does not work yet.
Temporary checkin of RioLogicalCommon. Does not work yet.
magro732 3561d 11h /rio/
34 Adding first version of logical egress. magro732 3565d 05h /rio/
33 Adding common logical layer module. magro732 3566d 10h /rio/
32 branches/singleSymbol
Adding a wait-state to only insert one control-symbol into an outbound packet.
magro732 3569d 13h /rio/
31 Fixing compiler errors.
Adding support for inserting control-symbols from receiver into frames.
magro732 3571d 14h /rio/
30 Changing name tags/1.0.1 to tags/1.0.1-release. magro732 3571d 16h /rio/
29 Fixed bug in RioSwitch internal Wishbone interconnects. magro732 3571d 17h /rio/
28 Correcting bug in RioSwitch.vhd internal Wishbone interconnect.
Modifying an existing test case in TestRioSwitch.vhd to provoke the error.
magro732 3571d 17h /rio/
27 Adding missing code to single-symbol pipelined transmitter. Not tested nor copiled. magro732 3573d 04h /rio/
26 Temporary checkin of parallelSymbols branch. It does not work yet. magro732 3733d 16h /rio/
25 Correcting compiler errors in TestRioPcsUart.vhd magro732 3740d 10h /rio/
24 Changing errornous use statement. magro732 3740d 10h /rio/
23 Tagging alpha release 2.0.0. magro732 3857d 04h /rio/
22 Tagging release 1.0.0. magro732 3857d 04h /rio/
21 Branching of a single symbol version of the new RioSerial. magro732 3857d 04h /rio/
20 Adding software C-stack and matching VHDL modules. magro732 3922d 06h /rio/
19 Removing synthesis warnings. magro732 3947d 06h /rio/
18 Making RioSerial entity the same as before+minor fixes. magro732 3948d 04h /rio/
17 Removing latch and improving timing. magro732 3949d 05h /rio/
16 Removed FIFO between RioSerial and PCS. Transmitter works without idle ticks. Internal symbol fifo increased. Changed readContentEnd_o timing. magro732 3949d 06h /rio/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.