OpenCores
URL https://opencores.org/ocsvn/wbuart32/wbuart32/trunk

Subversion Repositories wbuart32

[/] [wbuart32/] [trunk/] - Rev 26

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
26 Formally verified the TXUART core (plus others) dgisselq 1908d 20h /wbuart32/trunk/
25 dgisselq 2110d 05h /wbuart32/trunk/
24 Fixed the broken TX interrupt flagg dgisselq 2110d 05h /wbuart32/trunk/
23 Brought SVN repo up to date with github repo dgisselq 2110d 05h /wbuart32/trunk/
22 Added formal methods via SymbiYosys dgisselq 2202d 04h /wbuart32/trunk/
21 Updates based upon Formal methods dgisselq 2202d 04h /wbuart32/trunk/
20 Added yosys-smtbmc config files for formal proofs dgisselq 2396d 23h /wbuart32/trunk/
19 Added a directory for formal info dgisselq 2396d 23h /wbuart32/trunk/
18 Lots of updates. See the git log for details dgisselq 2396d 23h /wbuart32/trunk/
17 Biggest change: default_nettype

Also fixed potential ufifo overload condition, and wbuart not calling
txuartlite when so instructed.		 dgisselq 2605d 02h /wbuart32/trunk/
16 Updated the property list for cpp directory. dgisselq 2629d 06h /wbuart32/trunk/
15 Added a set of lite-UARTs that only handle 8N1 to the repository. dgisselq 2629d 06h /wbuart32/trunk/
14 This version works on hardware. dgisselq 2664d 09h /wbuart32/trunk/
13 Adjusted documentation of OPT_STANDALONE, and updated internal README files. dgisselq 2665d 05h /wbuart32/trunk/
12 Added hardware flow control information to the specification. dgisselq 2665d 05h /wbuart32/trunk/
11 Modified mkspeech to create both hex and include files, to tailor for the broken ISE program. dgisselq 2665d 05h /wbuart32/trunk/
10 Adjusted for the new hardware flow control capability. dgisselq 2665d 05h /wbuart32/trunk/
9 Added a hardware flow control capability. dgisselq 2665d 05h /wbuart32/trunk/
8 Updated the documents to reference the new testbenches. dgisselq 2696d 08h /wbuart32/trunk/
7 Moved the definition of state to before its first usage. dgisselq 2696d 08h /wbuart32/trunk/
6 Lots of changes--see the git log for the full details. dgisselq 2699d 10h /wbuart32/trunk/
5 Created independent peripheral, several toplevel tests, and updated documentation to match. dgisselq 2709d 21h /wbuart32/trunk/
4 "make clean" now works, with the added -rf to the rm commands. dgisselq 2836d 10h /wbuart32/trunk/
3 This fixes a bug in the UARTSIM module whereby the number of counts per baud
wasn't equal to the number given in the setup. The previous version worked
for count numbers greater than 25 (where I had tested it), but not for low
count numbers like 4. This version has now been tested, and is known to work
with baud counts as low as 4.		 dgisselq 2839d 12h /wbuart32/trunk/
2 A first version to be checked in. The rxuart.v and txuart.v files have been
well tested elsewhere, although the test setup here has not been as well tested.
Still, type 'make test' in the base directory and you will get an assurance
that the entire thing works--if you would like.		 dgisselq 2843d 06h /wbuart32/trunk/
1 The project and the structure was created root 2843d 18h /wbuart32/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.