OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] - Rev 179

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
179 add /* synopsys xx_case */ to case statments. simont 7649d 04h /
178 x replaced with 0. simont 7649d 06h /
177 Fix bug in case of writing and reading from same address. simont 7660d 10h /
176 ram modules added. simont 7660d 12h /
175 initial inport. simont 7660d 12h /
174 ram modules added. simont 7660d 12h /
173 simualtion `ifdef added simont 7660d 12h /
172 BIST signals added. simont 7663d 11h /
171 fix bug in DA operation. simont 7671d 08h /
170 removing unused files. simont 7671d 09h /
169 remove unused files. simont 7671d 09h /
168 modify program list. simont 7671d 09h /
167 add readmem for ea. simont 7674d 15h /
166 Change test monitor from ports to external data memory. simont 7675d 08h /
165 remove dumpvars. simont 7675d 12h /
164 initial inport. simont 7675d 13h /
163 initial inport simont 7675d 13h /
162 initial inport. simont 7675d 13h /
161 fix file names. simont 7675d 14h /
160 initial inport. simont 7675d 14h /
159 initial inport. simont 7675d 14h /
158 fix bug. simont 7675d 14h /
157 change data output. simont 7675d 14h /
156 add FREQ paremeter. simont 7675d 14h /
155 add aditional tests. simont 7675d 14h /
154 File name fixed. simont 7676d 09h /
153 `ifdef added. simont 7677d 08h /
152 sub_result output added. simont 7677d 08h /
151 remove pc_r register. simont 7677d 08h /
150 fix some bugs. simont 7677d 08h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.