OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] - Rev 181

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
181 Simulation reports added. simont 7641d 11h /
180 This commit was manufactured by cvs2svn to create tag 'rel_2'. 7641d 12h /
179 add /* synopsys xx_case */ to case statments. simont 7641d 12h /
178 x replaced with 0. simont 7641d 14h /
177 Fix bug in case of writing and reading from same address. simont 7652d 17h /
176 ram modules added. simont 7652d 19h /
175 initial inport. simont 7652d 19h /
174 ram modules added. simont 7652d 19h /
173 simualtion `ifdef added simont 7652d 19h /
172 BIST signals added. simont 7655d 18h /
171 fix bug in DA operation. simont 7663d 16h /
170 removing unused files. simont 7663d 16h /
169 remove unused files. simont 7663d 16h /
168 modify program list. simont 7663d 17h /
167 add readmem for ea. simont 7666d 22h /
166 Change test monitor from ports to external data memory. simont 7667d 15h /
165 remove dumpvars. simont 7667d 19h /
164 initial inport. simont 7667d 20h /
163 initial inport simont 7667d 20h /
162 initial inport. simont 7667d 21h /
161 fix file names. simont 7667d 21h /
160 initial inport. simont 7667d 21h /
159 initial inport. simont 7667d 21h /
158 fix bug. simont 7667d 21h /
157 change data output. simont 7667d 21h /
156 add FREQ paremeter. simont 7667d 21h /
155 add aditional tests. simont 7667d 21h /
154 File name fixed. simont 7668d 16h /
153 `ifdef added. simont 7669d 15h /
152 sub_result output added. simont 7669d 15h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.