OpenCores
URL https://opencores.org/ocsvn/oms8051mini/oms8051mini/trunk

Subversion Repositories oms8051mini

[/] - Rev 34

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
34 uart test case update dinesha 2706d 16h /
33 Unused test log are deleted dinesha 2708d 19h /
32 i2c test case added dinesha 2708d 19h /
31 I2C Master Test cases are added dinesha 2709d 14h /
30 irun update dinesha 2709d 17h /
29 i2c master test cased added dinesha 2709d 18h /
28 i2c master is added dinesha 2710d 01h /
27 I2C master is integrated dinesha 2710d 16h /
26 8051 pc_next logic is added dinesha 2710d 23h /
25 8051 core reset active edge changed from high to low dinesha 2711d 19h /
24 All Instruction C code added dinesha 2713d 13h /
23 c code removed dinesha 2713d 13h /
22 New C Model added dinesha 2713d 13h /
21 New test case dinesha 2713d 17h /
20 RTL cleanup dinesha 2720d 16h /
19 Uart Message Handler added as register master dinesha 2726d 18h /
18 External ROM Mode Clean-UP dinesha 2727d 21h /
17 50 unix help command added dinesha 2734d 01h /
16 .dat file is removed from svn dinesha 2734d 23h /
15 Clean up dinesha 2734d 23h /
14 Tb Clean up dinesha 2735d 15h /
13 Example added into svn dinesha 2735d 23h /
12 Help directory added dinesha 2736d 00h /
11 changed 32 bit to 8 bit register interface dinesha 2738d 15h /
10 EXTERNAL ROM option is removed dinesha 2740d 00h /
9 Modelsim golden log file dinesha 2749d 16h /
8 irun update for cadence flow dinesha 2749d 16h /
7 Uart test case cleanup dinesha 2749d 16h /
6 Uart Message Handler added into SVN and Uart fixs dinesha 2749d 19h /
5 Irun Rename dinesha 2750d 16h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.