OpenCores
URL https://opencores.org/ocsvn/atlas_core/atlas_core/trunk

Subversion Repositories atlas_core

[/] - Rev 38

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
18 huge update:
- doc update
- several bug-fixes in MMU, CTRL and BUS_INTERFACE.vhd
have fun ;)
zero_gravity 4013d 02h /
17 - new interrupt vector: unique vector for undefined instructions / access violations ("command error trap")
- bug fix in assembler: correct absolute address generator - assembler works fine now ;)
zero_gravity 4023d 05h /
16 - assembler update: assembler can now include other files using the ".include" statement
- doc update: fixed error in instruction summary table
zero_gravity 4035d 08h /
15 - new instruction added: NEG Rd, Rx (Rd <- 0 - Ra)
- instruction is built from redundant SUB with identical operands (SUB Rd, Ra, Ra; will always result in 0)
- since there are other instructions to clear a register, the redundant SUB has been recoded to perform the NEG operation
- NEG operation added to documentary and assembler
zero_gravity 4042d 09h /
14 - instruction set summary card added to documentary (Atlas Processor Datasheet)
- minor edits in SYS_REG.vhd and ATLAS_pkg.vhd files
zero_gravity 4043d 05h /
13 - new option added to the RT/GT/STPC instructions
- ATLAS_MICRO implementation scheme added (+testbench)
- huge DOC update
zero_gravity 4058d 00h /
12 - assembler: dev c++ project changed to 32-bit
- atlas_asm.exe is now compiled for 32-bit system
zero_gravity 4080d 06h /
11 - optimized memory components
-> less access hardware
-> easier mapping for quartus sythesis tool
zero_gravity 4083d 00h /
10 - optimized opcode decoder
- deleted HALT signal from Atlas Micro - not feasible here
- doc update
zero_gravity 4083d 01h /
9 - ATLAS_MICRO implementation example added to project (CPU + I/D memory) zero_gravity 4084d 02h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.