OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] - Rev 231

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
106 Removing old tests, pending addition of new ones. jeremybennett 5121d 05h /openrisc/trunk/or1ksim/
104 Candidate release 0.4.0rc4 jeremybennett 5124d 12h /openrisc/trunk/or1ksim/
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5133d 06h /openrisc/trunk/or1ksim/
100 Single precision FPU stuff for or1ksim julius 5133d 09h /openrisc/trunk/or1ksim/
99 Bug in test evaluation for library fixed. jeremybennett 5138d 07h /openrisc/trunk/or1ksim/
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5139d 08h /openrisc/trunk/or1ksim/
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5153d 14h /openrisc/trunk/or1ksim/
96 Various changes which had not been picked up in earlier commits. jeremybennett 5154d 15h /openrisc/trunk/or1ksim/
95 Some tidy ups to the DejaGNU testing.

All Mark Jarvin's fixes for Mac OS X.
jeremybennett 5156d 07h /openrisc/trunk/or1ksim/
93 Additional library tests. Key difference is change to Or1ksim library interface for upcalls to bring closer in to line with SystemC TLM 2.0. jeremybennett 5160d 05h /openrisc/trunk/or1ksim/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.