OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 561

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
541 uC/OS-II port update - maintain cache settings in SR for new tasks. Thanks to contributor Stefan Kristiansson julius 4769d 11h /
540 Ensure the re-entrancy structure is re-initialized on restart. jeremybennett 4770d 08h /
539 newlib update - sync exception stack size define between crt0 and or1k-support library julius 4770d 14h /
538 or1ksim updates. spr-def.h updates, Cygwin compile error fixes. julius 4777d 11h /
537 ORPSoC or1200 fix for l.rfe bug, and when multiply is disabled. julius 4778d 04h /
536 ORPSoC - removing duplicate ethmac toplevel file. julius 4781d 17h /
535 ORPSoC - adding sw tests for l.rfe julius 4783d 07h /
534 Some ABI updates (64-bit values in 32-bit registers, FP optional) yannv 4787d 13h /
533 First draft of 2011 review of OR1K architecture specification. yannv 4787d 17h /
532 Ensure the halted flag is cleared when the processor is unstalled. jeremybennett 4788d 07h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.