OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 837

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
817 A directory for the current stable versions of GNU tool chains. jeremybennett 4239d 05h /
816 Restructuring to put all except the current stable version in a separate directory. jeremybennett 4239d 05h /
815 OR1200 debug unit: prevent deadlock when trap instruction stalls

As per mailing list post <20120925160925.5725e06f@latmask.vernier.se>,
the debug unit could deadlock with the instruction decoder if the trap
instruction is held back by a pipeline stall. This change prevents that.

The problem can be reproduced by placing a breakpoint at an unfavorable
position with instruction cache enabled. In our test, this occurred
with or1200-cbasic when placing a breakpoint at test_bss using gdb, but
this is dependent on such factors as cache parameters and compilation
result.		 yannv 4249d 09h /
814 orpsoc/or1200: Set correct PC after reset when parameter boot_adr is used

Signed-off-by: Olof Kindgren <olof@opencores.org>
Acked-by: Julius Baxter <juliusbaxter@gmail.com>		 olof 4264d 02h /
813 or1200: Set correct PC after reset when parameter boot_adr is used

Signed-off-by: Olof Kindgren <olof@opencores.org>
Acked-by: Julius Baxter <juliusbaxter@gmail.com>		 olof 4264d 02h /
812 Fix for Bug 86 - Problem with or1k_interrupt_handler_add() stekern 4328d 10h /
811 added exec command to redboot skrzyp 4367d 07h /
810 Added SPI driver skrzyp 4369d 07h /
809 OR1200: Regenerate documentation.

Forgot newline in version history table, so last entry was missing.		 julius 4379d 19h /
808 OR1200: Add DSX bit support to SR.

Updated documentation, revision is now 13.

http://bugzilla.opencores.org/bugzilla4/show_bug.cgi?id=85		 julius 4379d 19h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.