OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] - Rev 73

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
53 Test bench upgradation dinesha 4501d 05h /
52 Documentation update for request control and transfer control block dinesha 4501d 05h /
51 FPGA relating timing optimisation done dinesha 4501d 05h /
50 Bug fix the request length is fixe dinesha 4503d 09h /
49 clean up dinesha 4504d 08h /
48 top-level cleanup dinesha 4504d 08h /
47 SDRAM bus converter bug fix and top-level signal clean up dinesha 4504d 08h /
46 test bench upgrade + rtl cleanup dinesha 4506d 09h /
45 RTL clean up and logic seperation done from sdram bus converter and request generator dinesha 4506d 13h /
44 SDRAM data path logic is modified to support 4 command line pipe line of different bank dinesha 4508d 11h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.