OpenCores
URL https://opencores.org/ocsvn/oms8051mini/oms8051mini/trunk

Subversion Repositories oms8051mini

[/] [oms8051mini/] [trunk/] [verif/] - Rev 32

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
32 i2c test case added dinesha 2712d 02h /oms8051mini/trunk/verif
31 I2C Master Test cases are added dinesha 2712d 20h /oms8051mini/trunk/verif
30 irun update dinesha 2713d 00h /oms8051mini/trunk/verif
29 i2c master test cased added dinesha 2713d 00h /oms8051mini/trunk/verif
27 I2C master is integrated dinesha 2713d 23h /oms8051mini/trunk/verif
25 8051 core reset active edge changed from high to low dinesha 2715d 02h /oms8051mini/trunk/verif
24 All Instruction C code added dinesha 2716d 20h /oms8051mini/trunk/verif
23 c code removed dinesha 2716d 20h /oms8051mini/trunk/verif
22 New C Model added dinesha 2716d 20h /oms8051mini/trunk/verif
21 New test case dinesha 2716d 23h /oms8051mini/trunk/verif
19 Uart Message Handler added as register master dinesha 2730d 01h /oms8051mini/trunk/verif
16 .dat file is removed from svn dinesha 2738d 05h /oms8051mini/trunk/verif
15 Clean up dinesha 2738d 05h /oms8051mini/trunk/verif
14 Tb Clean up dinesha 2738d 22h /oms8051mini/trunk/verif
11 changed 32 bit to 8 bit register interface dinesha 2741d 21h /oms8051mini/trunk/verif
10 EXTERNAL ROM option is removed dinesha 2743d 07h /oms8051mini/trunk/verif
9 Modelsim golden log file dinesha 2752d 23h /oms8051mini/trunk/verif
8 irun update for cadence flow dinesha 2752d 23h /oms8051mini/trunk/verif
7 Uart test case cleanup dinesha 2752d 23h /oms8051mini/trunk/verif
6 Uart Message Handler added into SVN and Uart fixs dinesha 2753d 02h /oms8051mini/trunk/verif

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.