OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [trunk/] [rtl/] [verilog/] [oc8051_icache.v] - Rev 179

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
179 add /* synopsys xx_case */ to case statments. simont 7647d 23h /8051/trunk/rtl/verilog/oc8051_icache.v
174 ram modules added. simont 7659d 06h /8051/trunk/rtl/verilog/oc8051_icache.v
137 change to fit xrom. simont 7705d 09h /8051/trunk/rtl/verilog/oc8051_icache.v
108 fix some bugs, use oc8051_cache_ram. simont 7737d 00h /8051/trunk/rtl/verilog/oc8051_icache.v
94 fix bug. simont 7738d 08h /8051/trunk/rtl/verilog/oc8051_icache.v
88 fix bugs simont 7809d 05h /8051/trunk/rtl/verilog/oc8051_icache.v
82 replace some modules simont 7817d 05h /8051/trunk/rtl/verilog/oc8051_icache.v
67 add parameters for instruction cache simont 7898d 06h /8051/trunk/rtl/verilog/oc8051_icache.v
62 fix bugs in instruction interface simont 7899d 03h /8051/trunk/rtl/verilog/oc8051_icache.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.