OpenCores
URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] [amber/] [trunk/] [hw/] [vlog/] [tb/] [tb_uart.v] - Rev 82

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
82 Fixed overflag bug, ldmia user regs bug and status_bits_mode set on non-ececuting command bug csantifort 3371d 08h /amber/trunk/hw/vlog/tb/tb_uart.v
63 Add support for Xilinx ISim Verilog simulator.
Remove Virtex-6 files.
csantifort 4057d 21h /amber/trunk/hw/vlog/tb/tb_uart.v
27 Got working with cadence nc simulator csantifort 4816d 17h /amber/trunk/hw/vlog/tb/tb_uart.v
2 Baseline release of the Amber 2 core csantifort 4887d 14h /amber/trunk/hw/vlog/tb/tb_uart.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.