OpenCores
URL https://opencores.org/ocsvn/bustap-jtag/bustap-jtag/trunk

Subversion Repositories bustap-jtag

[/] [bustap-jtag/] [trunk/] [cmd/] [altera/] [virtual_jtag_console.tcl] - Rev 20

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
20 Added support for 32bit Address bus. ash_riple 3770d 17h /bustap-jtag/trunk/cmd/altera/virtual_jtag_console.tcl
17 Added unreachable trigger condition "@WR & @RD" checking. ash_riple 4430d 15h /bustap-jtag/trunk/cmd/altera/virtual_jtag_console.tcl
15 Released version 2.2. ash_riple 4452d 16h /bustap-jtag/trunk/cmd/altera/virtual_jtag_console.tcl
14 Changed dec to hex value of triggerPnum. ash_riple 4453d 07h /bustap-jtag/trunk/cmd/altera/virtual_jtag_console.tcl
12 Added timing information to the capture content. ash_riple 4453d 20h /bustap-jtag/trunk/cmd/altera/virtual_jtag_console.tcl
11 Added pre-trigger capture. ash_riple 4454d 11h /bustap-jtag/trunk/cmd/altera/virtual_jtag_console.tcl
8 Added fault handling of wrong input length in the GUI. ash_riple 4464d 11h /bustap-jtag/trunk/cmd/altera/virtual_jtag_console.tcl
6 Updated to 2.1. New features added as in doc/Revision History.txt. ash_riple 4465d 11h /bustap-jtag/trunk/cmd/altera/virtual_jtag_console.tcl
2 Checked in working code base. ash_riple 4472d 11h /bustap-jtag/trunk/cmd/altera/virtual_jtag_console.tcl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.