OpenCores
URL https://opencores.org/ocsvn/ethmac10g/ethmac10g/trunk

Subversion Repositories ethmac10g

[/] [ethmac10g/] [trunk] - Rev 72

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
72 New directory structure. root 5570d 03h /ethmac10g/trunk
71 Replay xilinx fifo with private fifo fisher5090 5903d 23h /trunk
70 no message fisher5090 6567d 17h /trunk
69 no message fisher5090 6567d 18h /trunk
68 datasheet of management module fisher5090 6568d 04h /trunk
67 modify mgmt_miim_rdy timing sequence fisher5090 6568d 12h /trunk
66 comments added fisher5090 6568d 16h /trunk
65 bad coding style, but works, will be modified later fisher5090 6568d 19h /trunk
64 no message fisher5090 6571d 05h /trunk
63 remove pad function added, using xilinx vp20 -6 as target FPGA, passes post place and route simulation fisher5090 6571d 05h /trunk
62 no message fisher5090 6571d 12h /trunk
61 no message fisher5090 6571d 14h /trunk
60 change rxd_in, rxc_in and rxclk_in signals'name to xgmii_rxd, xgmii_rxc and xgmii_rxclk fisher5090 6571d 14h /trunk
59 first version fisher5090 6571d 15h /trunk
58 configuration vector select inband fcs or not fisher5090 6571d 20h /trunk
57 both inband fcs and no inband fcs are OK fisher5090 6571d 20h /trunk
56 no message fisher5090 6572d 12h /trunk
55 testbench for normal frame and error frame fisher5090 6572d 12h /trunk
54 removed fisher5090 6572d 12h /trunk
53 testbench for normal and error frame fisher5090 6572d 16h /trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.