OpenCores
URL https://opencores.org/ocsvn/next186_soc_pc/next186_soc_pc/trunk

Subversion Repositories next186_soc_pc

[/] [next186_soc_pc/] [trunk] - Rev 10

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
10 Adlib/OPL3 for Nexys4 board ndumitrache 2617d 12h /next186_soc_pc/trunk
9 ndumitrache 2678d 06h /next186_soc_pc/trunk
8 Lattice Mach XO2 + SDRAM port (FleaFPGA) ndumitrache 3683d 08h /next186_soc_pc/trunk
7 Disable interrupts in VESAMemControl callback ndumitrache 3807d 07h /next186_soc_pc/trunk
6 ndumitrache 3986d 13h /next186_soc_pc/trunk
5 updated Next186 CPU ndumitrache 3986d 13h /next186_soc_pc/trunk
4 fix BIOS int 1ah (Get system time) ndumitrache 4017d 13h /next186_soc_pc/trunk
3 ndumitrache 4020d 15h /next186_soc_pc/trunk
2 ndumitrache 4020d 15h /next186_soc_pc/trunk
1 The project and the structure was created root 4021d 07h /next186_soc_pc/trunk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.